




# Benchmarking Methodology for Embedded Scalable Platforms











Paolo Mantovani†, Emilio G. Cota†, Seongjong Kim\*, Kevin Tien\*, Johnnie Chan†, Giuseppe Di Guglielmo†, Christian Pilato†, Martha A. Kim†, Mingoo Seok\*, Kenneth Shepard\* and Luca P. Carloni†  
 †Dept. of Computer Science and \*Dept. of Electrical Engineering  
 Columbia University in the City of New York

## Unified Toolkit for Compositional Design



## Methodology for Evaluation and Design Space Exploration



#### References.

- [1] K. Barker et al. *PERFECT Benchmark Suite Manual*. Pacific Northwest National Laboratory and Georgia Tech Research Institute, 2013. <http://hpc.pnnl.gov/projects/PERFECT/>
- [2] N. Sturcken et al. *A 2.5D integrated voltage regulator using coupled magnetic core inductors on silicon interposer delivering 10.8A/mm2*. ISSCC 2011
- [3] H.-Y. Liu et al. *Compositional system-level design exploration with planning of high-level synthesis*. DATE 2012
- [4] Di Guglielmo et al. *Composition High-Level Synthesis of Communication-Centric SoCs*. DAC 2014
- [5] J. Erickson *Developing the Skill Set Required for SystemC TLM-Based Hardware Design and Verification*. cadence.com 2013
- [6] C. D. Kersey et al. 2012. *A universal parallel front-end for execution driven microarchitecture simulation*. RAPIDO 2012
- [7] S. Li et al. *McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures*. MICRO 2009

#### Acknowledgments.

This work is supported in part by the DARPA PERFECT program.

**Disclaimer.**  
 Any opinions, findings and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of DARPA.