A Practical Approach to Performance Analysis and Modeling of Large-Scale Systems

Kevin J. Barker, Adolfy Hoisie, Darren J. Kerbyson

Fundamental & Computational Sciences Directorate

Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Activity</th>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td></td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td>COFFEE BREAK</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LUNCH BREAK</td>
<td></td>
<td>60 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>COOKIE BREAK</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td></td>
<td>10 mins</td>
</tr>
</tbody>
</table>
“20% of a project’s time is spent in trying to understand what to build, 80% is spent building it, and no time is spent trying to understand deeply, how well the design decisions were made in terms of performance delivered to users, and hence, how to proceed on the next system design.”

- David Kuck,
  Kuck & Associates, Inc. and
  Univ. of Illinois, Emeritus
  “High-Performance Computing”

### What is This Tutorial About?

- **Performance modeling**
  - Analytical techniques that encapsulate performance characteristics of applications and systems and enable a predictive capability
  - Techniques developed at LANL
  - Emphasis on full applications
  - No dependence on specific tools
    » Although data collection is vital

- **Applications of performance models: performance prediction**
  - Tuning roadmap for current bottlenecks
  - Architecture exploration for future systems
  - Software / algorithm changes
  - System installation diagnostics: “Rational System Integration”
  - Result: replace benchmarks with models
What is This Tutorial Really About?

- **Insight** into performance issues
  - Performance modeling is the only practical way to obtain *quantitative* information on how to map real applications to parallel architectures rapidly and with high accuracy

- With this insight you become a more educated buyer/seller/user of computer systems
  - Help you become a “performance skeptic”
  - Show how to integrate information from various levels of the benchmark hierarchy
  - Show why “naïve” approaches sometimes don’t work

Why Performance Modeling?

- Other performance analysis methods fall short in either accuracy or practicality:
  - Simulation (UCLA, Dartmouth, UIUC)*
    » Greatest architectural flexibility but takes too long for real applications
  - Trace-driven experiments (UIUC, Barcelona)*
    » Results often lack generality
  - Benchmarking (~ everybody)
    » Limited to current implementation of the code
    » Limited to currently-available architectures
    » Difficult to distinguish between real performance and machine idiosyncrasies

* Partial lists
Why Performance Modeling?

- Parallel performance is a multidimensional space:
  - Resource parameters: # of processors, computation speed, network size/topology/protocols/etc., communication speed
  - User-oriented parameters: Problem size, application input, target optimization (time vs. size)
  - These issues interact and trade off with each other

- Large cost for development, deployment and maintenance of both machines and codes

- Need to know in advance how a given application utilizes the machine’s resources

---

Why Performance Modeling?

1. **Model**
   - **Design**: System unavailable for measurement
     - Rapid design-space exploration.
     - e.g. PERCS large-scale system performance
   - **Procurement**: Which system should PNNL buy?
     - Modeling used in procurements for almost a decade
   - **Installation**: Small scale (nodes) available
     - Predict large-scale system performance using measurements @ small-scale
   - **Optimization**: Improvements
     - Quantify impacts prior to implementation
   - **Maintenance**: Runtime operation
     - The Performance Health Monitor: Is the system healthy today?
     - Is the machine working?
     - Performance should be as expected

---

---

---

---
Why Performance Modeling?

- Go beyond what traditional performance tools offer
- Traditional tools tell you “what program did” and “when it did it” - profilers
- We are “tools-neutral”
  - You choose (TAU, PABLO, PARADYN, VAMPIR, PAPIPROF, etc.)
- The performance model is the tool
  - But modeling cannot be fully automated
- Many uses
  - Isolate bottlenecks
  - Plan ahead with “What if?” scenarios by varying problem size, network parameters, computation speed, etc.

Why Performance Modeling?

- From the application-centric point of view: workload characterization
- Is the application sensitive
  - to network bandwidth?
  - to network latency?
  - to computation speed?
- What would the speedup be if we used a different parallel decomposition method?
  - Give an indication of performance improvement before investing the effort to recode
  - Ultimately, performance-engineer applications from design phase
Modeling Successes

- **Machines**
  - ASCI Q
  - ASCI BlueMountain
  - ASCI White
  - ASCI Red
  - CRAY T3E
  - Earth Simulator
  - Itanium-2 cluster
  - BlueGene/L
  - BlueGene/P (early design)
  - CRAY X-1
  - ASC Red Storm
  - ASC Purple
  - IBM PERCS
  - IBM Blue Waters
  - AMD-based clusters
  - Clearspeed accelerators
  - SiCortex SC5832
  - Roadrunner

- **Codes**
  - SWEEP3D
  - SAGE
  - TYCHO
  - Partisn
  - LBMHD
  - HYCOM
  - MCNP
  - POP
  - KRAK
  - RF-CTH
  - CICE
  - S3D
  - VPIC
  - GTC

Performance Modeling Process

- **Basic approach**:
  \[
  T_{\text{run}} = T_{\text{computation}} + T_{\text{communication}} - T_{\text{overlap}}
  \]
  \[
  T_{\text{run}} = f(T_{1\text{-CPU}}, \text{Scalability})
  \]
  
  where \(T_{1\text{-CPU}}\) is the single processor time

- **We are not using first principles to model single-processor computation time.**
  - Rely on measurements for \(T_{1\text{-CPU}}\). May be:
    - time per subgrid,
    - time per cell,
    - calculated using measured rate and \# of FLOPS per subgrid
Performance Modeling Process

- Simplified view of the process
  - Distill the design space by careful inspection of the code
  - Parameterize the key application characteristics
  - Parameterize the machine performance characteristics
  - Measure using microbenchmarks
  - Combine empirical data with analytical model
  - Iterate
  - Report results

- The huge design space requires careful choice of metrics
  - Reporting results itself requires a methodology.

- With all this in mind, here is the tutorial outline:

<table>
<thead>
<tr>
<th>Tutorial Outline (the plan!)</th>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td></td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td><code>COFFEE BREAK</code></td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td></td>
<td>60 mins</td>
</tr>
<tr>
<td><code>LUNCH BREAK</code></td>
<td></td>
<td>90 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td><code>COOKIE BREAK</code></td>
<td></td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td></td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td></td>
<td>10 mins</td>
</tr>
</tbody>
</table>
Performance Metrics

“Planet’s Largest Supercomputer Accepted After Rigorous Tests”

- Headline, Los Alamos National Laboratory Newsbulletin, date unknown

- “XYZ to Increase Price/Performance with the support of the new 64-bit Intel Xeon”

- “Based on the 9.6 GHz XYZ processor, code named XYZ, the new server family has achieved eight world record benchmarks”

Why the Great Interest in Performance Metrics?

- Reliance on performance metrics is tempting because:
  - Metrics appear to allow performance to be distilled into a single number
    » System X capable of peak performance of $N$ Tflop/s
  - Metrics appear to allow rapid comparisons between systems
    » System X achieves 30% higher performance on LINPACK than System Y
  - Metrics appear to yield intuitive insight into system performance

- However…
Be Skeptical of Performance Metrics

- There are so many metrics out there
  - Some indication of the complexity of parallel application performance
- Creating metrics to describe parallel performance is hard
  - Metrics describe only aspects of total performance
    » Total system performance is impacted by many components (compute speed, network performance, memory performance, etc.)
    » But we are ultimately interested in achievable application performance!
- Performance metrics are easily abused
  - E.g., Flop/s easily manipulated with problem size
- To get the full picture, a workload-specific performance model is necessary!

Metrics Trade Realism for Understanding

Integration (reality) Increases

Understanding Increases

Micro-kernels:
- Attempt to generalize performance
  - May represent characteristics of a large number of applications
- Are the easiest to understand and discuss
  - But this is a poor representation of reality!
Types of Metrics: Direct Measures

- Absolute time
  - Difference between start and finish
    » Measured as maximum dedicated wall-clock time over all processors
    » But what constitutes “dedicated?”
    » Easiest metric to measure
  - Best performance measure for
    » Tracking performance improvements
    » Comparisons between systems for the same app
    » Historical comparison when the application is “frozen”
  - But tells us little about how well the resources are being used
    » Cannot be used to predict performance
    » Due to architectural changes
    » Due to software changes
    » Does not give any performance insight!

Processing Rate: operations per unit time
- Application-specific rates:
  » E.g., cells processed per unit time
  » Careful! Are we talking about compute time only or total time?
  » May be difficult to separate computation and communication times
  » Rates may change with system size due to parallel overheads
  » Rates may also change with problem size due to memory effects

Beware of Flop/s – this is often unreliable!

GTC – Plasma modeling code: Stride through memory varies with processor count, incurring TLB miss penalties at 64 processors!
Types of Metrics: Indirect Measures

- Performance improvement
  - % Improvement in some metric due to some feature
  - Normalized time (be careful if you average)
- Efficiency
  - (typically observed rate / peak rate)
- Scalability / Speedup
  - Performance improvement due to parallelism
- Other indirect measures of performance
  - Cache hit/miss ratio, % vectorization, average vector length, % parallel, etc.
- Difficult but important: Cost / performance
  - Cost too difficult to “measure” so we concentrate on performance
  - Should be actual cost / actual performance

Common Metrics: Flop/s

- Number of floating-point operations / time

- Problems:
  - Can be artificially inflated (by algorithm, code by compilation)
  - Single precision or double precision?
  - No convention for counting flops & flop instruction sets differ:
  - Need an unambiguous means to measure # of flops
    » Relates to workload hierarchy (easiest for lowest levels)
    » Still doesn’t work well for codes with small numbers of flops
- Use with care!
  - Not useful for comparing amongst machines
  - Not useful for comparing different apps
  - May be useful for providing utilization of a given machine
Common Metrics: Efficiency

- Measure of how well resources are being used
- Of limited validity by itself
  - Can be artificially inflated
  - Biased towards slower systems

### Example 1: Efficiency of applications

<table>
<thead>
<tr>
<th>Solver Flops</th>
<th>Flops</th>
<th>Mflop/s</th>
<th>% Peak</th>
<th>Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Original</td>
<td>64 %</td>
<td>29.8 x 10⁹</td>
<td>448.8</td>
<td>5.6 %</td>
</tr>
<tr>
<td>Optimized</td>
<td>25 %</td>
<td>8.2 x 10⁹</td>
<td>257.7</td>
<td>3.2 %</td>
</tr>
</tbody>
</table>

### Example 2: Efficiency of systems

- SAGE (timing_b) on SGI Origin2000
  - (250 MHz, 500 MFLOPS Peak per CPU, 2 FLOPS per CP): Time = 522 sec.; MFLOPS = 26.1 (5.2% of peak)
- SAGE (timing_b) on Itanium-2
  - (900 MHz, 3600 MFLOPS Peak per CPU, 4 FLOPS per CP): Time = 91.1 sec; MFLOPS = 113.0 (3.1% of peak)

Common Metrics: Speedup

#### Relative performance:

- Speedup is only one characteristic of a program
- It is not synonymous with performance.

#### Absolute performance:

In this comparison of two machines the code achieves comparable speedups but one of the machines is faster.
**Amdahl’s Law and Speedup**

- **Amdahl’s Law bounds the speedup due to any improvement**
  \[ S = \frac{T}{T'} = \frac{1}{[f_r/t + (1-f)]} \]
- Example: What will the speedup be if 20% of the exec. time is in inter-processor communications which we can improve by 10X?
  \[ S = \frac{T}{T'} = \frac{1}{[0.2/10 + 0.8]} = 1.22 \] (i.e., 22% speedup)

- **Amdahl’s Law forces diminishing returns on performance**
  - Invest resources where time is spent
  - The slowest portion will dominate
  - Cannot sustain linear speedup

- **Amdahl’s Law + Murphy’s Law:** If any system component can damage performance, it will!

**Ideal Scaling**

99.9% Parallelizable
99% Parallelizable
90% Parallelizable
50% Parallelizable

**Application Scaling**

- **Strong Scaling**
  - **Motivation**
    » What is the largest # of procs I can effectively utilize?
    » What is the fastest time I can solve a given problem?
  - Global problem remains constant; subgrid size decreases with \( P \)
    » Memory requirements decrease with \( P \) - super-linear speedup?
    » Surface-to-volume ratio increases with \( P \)

- **Weak Scaling**
  - Want to use a larger machine to solve a larger problem in the same time
  - Global problem size grows proportionally with \( P \)
    » Per-node memory requirements stay constant
    » Surface-to-volume ratio may remain constant
  - Ideally, time to solution remains constant
    » Linear speedup possible, but only in terms of available parallelism
    » Other overheads may increase with \( P \), e.g., collectives
**Strong Scaling: Sweep3D**

Manipulating problem sizes can also manipulate observed performance.

Problem sizes should be chosen to reflect workload, not to portray the machine in its best light!

**Weak Scaling: SAGE**

- Weak scaling would indicate runtime should remain constant.
- However, characteristics of SAGE prevent ideal weak scaling at small scale:
  - SAGE is highly optimized; this is not a defect of the code.
- Cannot rely on speedup (or any other metric) alone to understand performance!
Common Pitfalls: Unrealistic Problem Size

- Is the problem you are studying sensible?
  - Beware of benchmarks that use unrealistically large problem sizes
    » This tends to improve parallel efficiency (mask parallel overheads with large amounts of computation)

- Is the problem being run in the appropriate scaling mode?
  - This will impact computation/communication ratio at large scale

- This is more than a quantitative difference
  - At scale, applications that are actually communication bound can appear computation bound

Simple Metrics Don’t Give the Whole Story

- The problem is not the metrics themselves but how they are used
- It is always dangerous to use a single metric by itself
  - This is especially true when examining relative performance
    » How does System A compare with System B?
  - Keep in mind that micro-kernels and benchmarks only approximate reality
    » Application performance may be markedly different

To gain true insight into application performance, a performance model is necessary
Summary

- Metrics can be useful for gleaning insight into system/application performance
  - Distill complex performance information into a single number
  - Don’t necessarily represent reality, so be careful
- The large number of metrics indicates the complexity of analyzing performance of parallel codes and systems
- Some common pitfalls:
  - Confusing speedup, flop rate, efficiency with absolute performance
  - Ignoring Amdahl’s law by assuming sustainable linear speedup
  - Using an unrealistic problem size
- As you move further away from reality (i.e., micro-kernels instead of applications), you must exercise more care in interpreting results!

Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td>40 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td>90 mins</td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td>60 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td>90 mins</td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td>10 mins</td>
</tr>
</tbody>
</table>
What Makes Performance Prediction Challenging?

What’s the expected iteration time of an 8192-process run?

Challenge #1
Performance characteristics may change at scale.

Challenge #2
Nonlinear behavior may be caused by either the system or the application.

Curve fitting does not provide performance insight!

What is a Performance Model?

- Analytical expression of performance in terms of application and system characteristics
  - May be embodied as mathematical formulas, Excel spreadsheets, Perl scripts, etc. (It doesn’t matter.)
- Precise description of an application in terms of system resources
  - Which resources substantially determine execution time?
    - CPU speed/core count, network latency/bandwidth/topology, memory hierarchy sizes/speeds, …
  - When is each resource used?
    - during an iteration, between iterations, every nth iteration, …
  - What determines how much each resource is used?
    - processor count, memory capacity, physics modules included, …
### Attributes of a Performance Model

- Succinctly encapsulates application behavior
  - Abstracts application into communication and computation components
  - Focuses on first-order effects, ignoring distracting details
- Separates performance concerns
  - Inherent properties of application structure (e.g., data dependencies)
  - System performance characteristics (e.g., MPI latency)

**Execution**

```
\[
\text{Code} + \text{System} \quad \text{problem} \quad \text{Configuration} \quad \text{System Model}
\]
```

**Performance Prediction**

- Code
- System Model

### Approach for Modeling a System

- Focus on first-order effects
  - No need to know performance of each transistor, line of firmware, etc.
  - Concentrate on factors that impact application performance
- Split modeling effort into two components:
  - Single-processor execution time
  - Scaling properties
- Single-processor execution time
  - For simplicity, treated as an input to the performance model
  - May be determined by actual execution, simulation, estimates based on similar processors, or other approaches
- Scaling properties
  - Core part of this tutorial
  - What aspects of a system are important at scale?
  - Processor count, network topology, messaging performance, communication-offload capabilities, scaling of collective operations
### Approach for Modeling an Application

- **Focus on first-order effects**
  - No need to know performance of each line of code or CPU instruction
  - Concentrate on factors that impact performance
- **Parameterize computation and communication patterns**
  - Number of cells (or other unit of computation) per process?
  - Work per cell? Constant? Function of cell count?
  - Communication peers? 1D/2D/3D nearest neighbor? Gray code?
  - Bytes/messages per peer? Constant? Function of cell count?
  - Collective communication type/frequency? Reduction every iteration? All-to-all every N iterations?
- **White-box approach**
  - Determine the above with instrumentation, profiling, and experimentation
  - Confirm by examining source code
  - (If you’re the author, you may already know many of the answers)

### Commonly Encountered Application Characteristics

- **Single Program Multiple Data (SPMD) execution**
  - Each process runs the same code but on different segments (called subgrids) of a global data structure
- **Local, logical neighbor communication**
  - Boundary data at subgrid edges is communicated between processes
- **Occasional global (collective) communication**
  - Reduce (or all-reduce) to determine convergence criteria
A Performance Modeling Process Flow

Identification of application characteristics

- Data structures
- Decomposition
- Parallel activities
- Frequency of use
- Memory usage

Construct (or refine) application model

Acquire performance characteristics

- Micro-benchmarks

Validate (compare model to measured)

Combine

Use model

- Test new configurations (HW and/or SW)
- Verify current performance
- Compare systems
- Propose future systems
- Determine SW parameters

System(s)

- Run benchmarks on system

A Time-Based View of Communication

- Model may need to know time for an arbitrary-sized message
  - Avoid tables; generalize time with
  \[ T_{\text{msg}}(L) = t_0 + \frac{L}{r_\infty} \]
  - Caveat: May be a function of L:
  \[ T_{\text{msg}}(L) = t_0(L) + \frac{L}{r_\infty(L)} \]

- Useful approach:
  - Use a piecewise, linear fit for \( T_{\text{msg}} \)

\[
\begin{align*}
0 \leq L \leq 32 & : T_{\text{msg}}(L) = 5 \mu s \\
64 \leq L \leq 1024 & : T_{\text{msg}}(L) = 5 \mu s + 15L \text{ ns} \\
L > 1024 & : T_{\text{msg}}(L) = 10\mu s + 3.4L \text{ ns}
\end{align*}
\]

- Often, a three-piece linear model suffices
  - \( t_0 \) dominates \( t_B \times L \)
  - \( t_0 \) and \( t_B \times L \) are close
  - \( t_B \times L \) dominates \( t_0 \)

\[ T_{\text{msg}}(L) = t_0 + L / r_\infty \text{ (or } t_0 + t_B \times L) \]

Note: log-log scale
A Rate-Based View of Communication

- What message length yields half the peak data rate ($r_\infty/2$)?
  - We call this value $n_{1/2}$
- Solving $r_\infty/2 = t_0 + n_{1/2}/r_\infty$ for $n_{1/2}$ gives us $n_{1/2} = t_0 \cdot r_\infty$
- $n_{1/2}$ separates latency-bound communication from bandwidth-bound communication
- Implications in terms of the application's message sizes:
  - If $n_{1/2}$ is small, a higher-bandwidth network may improve performance
  - If $n_{1/2}$ is large, a lower-latency network may improve performance
  - If $n_{1/2}$ is large, message aggregation may improve performance
- A performance model can quantify each of the preceding performance improvements

Other Factors Affecting Communication Performance

- Intrasocket vs. intranode vs. internode performance
  - Intrasocket usually slightly faster than intranode and much faster than internode
  - Intermode communications may dominate performance
- Network channel sharing (NIC contention)
  - Processors within a node share external network connections
  - E.g., a node with 4 sockets, 4 cores/socket and a single 2GB/s NIC may deliver <128MB/s per processor if processors communicate simultaneously
- Network topology and routing
  - Messages routed through the network may collide
  - Increases effective $T_{msg}$
  - Collision frequency depends on application characteristics
- Uni- and bidirectional communication
  - Bidirectional comm. may take longer than equivalent unidirectional comm.
- Collectives
  - Some may be supported in hardware
  - Scaling properties vary by collective (and implementation)
Application Modeling: Data Decomposition

- Mapping subgrids to processes affects the number of subgrid surfaces exposed between adjacent processes.
- Example: Various decompositions of a 3-D grid, subgrid size = 8

<table>
<thead>
<tr>
<th>1-D</th>
<th>2-D</th>
<th>3-D</th>
</tr>
</thead>
<tbody>
<tr>
<td>1E+1W = 2 msgs.</td>
<td>8N+1E+8S+1W = 18 msgs.</td>
<td>8N+1E+8S+1W+8F+8B = 34 msgs.</td>
</tr>
<tr>
<td>( t_0 ) dominates</td>
<td>4N+2E+4S+2W = 12 msgs.</td>
<td>4N+4E+4S+4W+4F+4B = 24 msgs.</td>
</tr>
<tr>
<td>( t_0 ) dominates</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

More Complex Data Structures

- Adaptive grids
  - Cells refined into 2x2x2 smaller cells
  - Subgrids no longer regular

- Unstructured grids
  - Mesh composed of quads, tets, etc.
  - Decomposed using partitioner, e.g., Metis

- Communication pattern is data set/partitioning dependent
- In our experience, these can be approximated by dense grids
  - e.g., with AMR surface increases by 2/3 power of volume
  - Irregular: approximate # of neighbors and communication volume
Identifying Communication Patterns

Logical communication
(2-D, cyclic in X, open in Y)

Output from parallel-performance profiler
- Symmetric iff equal data between processors in both directions
- Major diagonal (±0) blank—processors do not send to themselves
- 1st off diagonal (±1): normal communications in X
- 3rd off diagonal (±3): wraparound in X (because \( P_x = 4 \) here)
- 4th off diagonal (±4) communications in Y (again, because \( P_x = 4 \))

Pattern representation

Application Modeling: Process Placement

Application's spatial grid
(16×16 cells)

Application's logical process layout
(4×2 processes)

Physical topology of hardware
(3×3 mesh)

Warning: It's easy to confuse the logical and physical layouts when developing a model. Be careful!
Frequency of Operations and Scaling

- Frequency and/or size of operations can depend on:
  - Scale (# of processors and/or data set size)
  - Dynamic characteristics (e.g., in some cycles a load balance occurs)
- Example: allreduce (for SAGE)

<table>
<thead>
<tr>
<th>size words</th>
<th>1PE</th>
<th>2PE</th>
<th>4PE</th>
<th>8PE</th>
<th>16PE</th>
<th>32PE</th>
<th>64PE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>358</td>
<td>547</td>
<td>555</td>
<td>546</td>
<td>562</td>
<td>558</td>
<td>582</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>400</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>431</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>393</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>455</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>437</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>530</td>
<td>0</td>
</tr>
</tbody>
</table>

Putting It All Together:
A (Very) Simple Performance Model

- “Application” to model: matrix-vector multiply
- Scatter columns of matrix A and elements of vector x from process 0 to all other processes
- All processes multiply/accumulate their fragments of A and x to produce a single vector per process (i.e., using a bunch of dot products)
- All processes collectively sum (i.e., reduce) the values in each row to produce vector b distributed across the first column of processes
- Process 0 gathers the fragments of b from the column 0 processes to produce a complete b vector
Putting It All Together:  
A (Very) Simple Performance Model (cont.)

- What parameters affect this application’s performance?
  - \( A_x, A_y \): # of columns and rows in \( A \) (\( \rightarrow \) # of elements in \( x \) and in \( b \))
    (For convenience, let \( A = A_x \cdot A_y \) be the total # of elements in matrix \( A \))
  - \( P_x, P_y \): # of processes across and down (logical arrangement)
    (For convenience, let \( P = P_x \cdot P_y \) be the total # of processes)
  - \( T_{ma} \): Time to perform a single multiply-accumulate
  - \( T_{sc}(L,P) \): Time to scatter \( L \) doublewords to each of \( P \) processes
  - \( T_{red}(L,P) \): Time to reduce \( L \) doublewords from each of \( P \) processes
  - \( T_{ga}(L,P) \): Time to gather \( L \) doublewords from each of \( P \) processes

\[
\begin{align*}
A_x &= 32, P_x = 8 \\
A_y &= 10, P_y = 2 \\
A &= \begin{bmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\end{bmatrix}
\end{align*}
\]

Modeling Matrix-Vector Multiplication

- Start with the “fundamental equation of modeling”:
  - \( T_{run} = T_{computation} + T_{communication} - T_{overlap} \)
- Determine computation time
  - Each process is assigned \( A_x/P_x \) columns and \( A_y/P_y \) rows
  - All process work in parallel (SPMD-style), so the time for each process is also the time for all processes
  - # of multiply-accumulates per process = \((A_x/P_x)(A_y/P_y) = A/P\)
  - Therefore, \( T_{computation} = T_{ma} A/P \)
- Determine communication time
  - Process 0 must scatter subgrids of \( A \) and \( x \) to all \( P-1 \) other processes
  - Scatter time = \( T_{sc}(A/P, P-1) + T_{sc}(A_x/P_x, P-1) \)
  - Each row of processes must reduce \( A_y/P_y \) values to process column 0
  - Reduction time = \( T_{red}(A_y/P_y, P_x-1) \)
  - Process 0 must gather a subvector of \( b \) from the processes in column 0
  - Gather time = \( T_{ga}(A_y/P_y, P_y-1) \)
  - Therefore, \( T_{communication} = T_{sc}(A/P, P-1) + T_{sc}(A_x/P_x, P-1) + T_{red}(A_y/P_y, P_x-1) + T_{ga}(A_y/P_y, P_y-1) \)
- Determine overlap of communication and computation: \( none \)
Sample Matrix-Vector Multiplication Model

“What If?” Analyses

- What if we ran on a 1,000,000-CPU system?
  - Plug $P=1,000,000$ and suitable array sizes into the model
- What if the code were modified to use SIMD, vector, or fused multiply-add instructions?
  - Measure (or estimate) new $T_{ma}$ and plug into model
- What if our network had hardware support for collectives?
  - Estimate new $T_{sc}(L,P)$ and $T_{ga}(L,P)$ and plug into model

Model variations:

- Model improvements
  - Example: Taking cache effects into consideration
  - Hardware changes (larger/smaller cache) or input parameters (fewer/more cells per subgrid) determine if subgrid fits in cache
  - $T_{ma}$ must be made to depend on subgrid size: $T_{ma}(A/P)$
- Code changes
  - Example: Breaking up the scatter into pieces and interleaving these smaller scatters with computation
  - $T_{overlap}$ must represent communication/computation overlap

Summary of Our Approach to Performance Modeling

- Separation of:
  - Application factors (as identified from a functional point of view)
  - System factors (what it costs to perform certain functionality)
- Separation of:
  - Single-processor issues: normally measured or otherwise stated
  - Multiprocessor issues: scalability, parallel operations
- Application factors
  - Decomposition of global data structure into per-process units
  - Scaling behavior
  - Parallel activity (determined by looking at communication profiles, e.g., using a communication matrix)
  - Frequency of various operations (boundary exchanges, collectives, etc.)
- System factors
  - Typically measured using microbenchmarks or stated for future hypothetical machines
Predictive Accuracy in the Presence of Simplifying Abstractions

Goals for performance modeling:

- Predictive capability
  - Variations in component performance (network, processor, etc.)
  - Variations in system size
  - Variations in network architecture/topology
- Simplicity
  - Performance models should capture only those elements which actually impact application performance
- Accuracy
  - How well do the model’s predictions compare against measured runtimes on current systems?

\[ T_{total} = N_{itr} \cdot \max_{PEs} (N_{cell} \cdot T_{comp} + T_{comm} - T_{overlap}) \]
Things Aren’t Always So Simple

Certain application characteristics are problematic

- Irregular domain partitioning
  » “Strange” boundaries between processors affect communication volume and neighbor count
  » Computation impacted by properties of local elements (e.g., material type)
  » Varying cell counts across processors

- Global domain properties
  » Ocean simulations with islands of land

- Adaptivity
  » Neighbor relationships, boundary sizes, and local cell counts all vary over time

How to Model Such Applications?

- We will look at two applications (Krak and HYCOM)
  - Computation and communication requirements
    » Vary across processors
    » Remain static for length of run
    » Are determined by characteristics of input deck and are unknown in advance
  - Communication patterns (i.e., neighbor sets) are determined at runtime
  - Input domain itself may be irregular (e.g., holes in the input as in HYCOM)

- One approach is to develop a model for each processor in the system
  » Very labor intensive, particularly at large scale
  » Many factors are not known in advance, making model development impossible
  » Would have to reformulate model for each processor count
Better Approach: Abstraction

- Idea is to develop a single model
  - Describe all processors in the system...
  - ...even though each may process a different workload
- Abstraction trades off potential model accuracy for predictive capability
- Often relies on making key observations about application characteristics at large scale
  - Predictions tend to become more accurate as processor count increases
  - This is OK, as we are generally interested in modeling performance at large scale

Case Study #1: Krak

- Production hydrodynamics code developed at LANL
  - Simulates forces propagating through objects composed of multiple materials
  - >270K lines of code, >1600 source files
  - Object-oriented Fortran dialect
- Typically executes in strong-scaling mode (fixed global domain size)
- Objects mapped onto grid
  - Grid composed of "cells"
  - Cell defined by "faces"
  - Faces connect "nodes"
  - "Ghost nodes" on PE boundary
- Processing flow moves through series of time-steps that calculate object deformation caused by high-energy forces
Krak Input Description: Irregular Subgrids and Multiple Materials

- Three grid sizes studied
  - Small: 3,200 Cells
  - Medium: 204,800 Cells
  - Large: 819,200 Cells
- Cells contain one of three material types
  - Aluminum
  - Foam
  - High Explosive (HE) Gas
- Regular grid decomposed into irregular subgrids (colors – shown for 16 processors)
- Metis partitioning optimized for edge-cuts leads to irregular domain shapes and sizes

Krak Performance Model

- Performance models separate application runtime into components:
  - Computation
    - Per cell computation cost of each material
    - Number of cells of each material in each sub-grid
  - Communication
    - Boundary length between sub-grids
    - Collectives
- These are determined by the exact partitioning of the input spatial grid, which cannot be known in advance
- Any resulting model would not satisfy goals of simplicity and predictive ability
- Complexity can be managed with abstraction
Key Observations: Strong Scaling Behavior at Large Scale

Due to Strong Scaling:
1. Sub-grids become more homogeneous as system size increases (figure below)
2. Assuming each sub-grid to be square is reasonable at large system sizes

Abstractions Simplify Performance Model Components

Abstractions result in simplified performance model:
- Computation
  - Each subgrid contains the same number of cells
  - All cells are of the most computationally intensive material
  - All subgrids are square in shape
  - Per-cell cost derived from measuring compute times of subgrids of varying sizes
- Communication
  - Each subgrid is modeled with four neighbors in 2D
  - All boundaries are the same length
  - All boundary faces touch only a single material
  - Communication consists of boundary exchanges and collectives

Will such abstractions reduce the effectiveness of the performance model?
Performance Model Validation

- Measurements taken on 256 node (dual-socket, dual-core 2.0GHz Opteron) cluster connected with Infiniband
- Assuming homogeneous material distribution more realistic for large processor counts
- Error less than 3% at 512 processors
- Communication overheads overwhelm benefits of increased parallelism at large processor counts

Case Study #2: HYCOM Ocean Model

- Hybrid vertical (depth) coordinate scheme
  - Transitions smoothly from deep ocean to shallow coastal regions
- Parallel data decomposition:
  - 3D spatial grid partitioned into "tiles" along 2 horizontal dimensions
  - Any tile consisting solely of land is removed
  - Each processor assigned a single (whole or partial) ocean tile
- Strong scaling mode reduces time to solution for larger PE counts
- Approx. 25K lines of Fortran code
HYCOM Performance Model

Again, performance model has two primary components:

- Computation
  - Simple relative to Krak
    - Computational cost dictated by largest subgrid
    - Subgrid size is known in advance
  - Fractional subgrids incur idle time

- Communication
  - Interprocessor communication required to exchange boundary information between subgrids
  - Regular communication pattern is disturbed by land in the input region

Where do we need abstraction?

Modeling HYCOM Communication

- **2D Boundary Exchanges**
  - Neighbor count varies with tile layout and gaps
  - Msg sizes scale with size of subgrid boundary
  - Neighbor relationships do not span gaps
  - Size of boundary faces often leads to large messages, even at large scale

- **“Software Reductions”**
  - Step 1: Processors communicate with head of row
  - Step 2: Heads of rows communicates with “root” processor
  - How many processors are in each row or column?
Modeling HYCOM Communication

What abstraction can be applied to simplify the model?

- Suppose we discount the presence of land
  - Global domain completely covered by ocean
  - Each processor now has 4 immediate neighbors
  - Each row consists of an equal number of cells
  - All subgrid boundaries are the same size
- Key observation is that messages are bandwidth bound, even at large scale

Remember, goal is not to model each processor but to model the performance of the parallel system

Model Validation

Input Decks:

<table>
<thead>
<tr>
<th>Input Deck</th>
<th>Oceans</th>
<th>Grid Size (X x Y x depth)</th>
<th>Resolution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small</td>
<td>Pacific</td>
<td>450x450x22</td>
<td>1/12 degree</td>
</tr>
<tr>
<td>Medium</td>
<td>All</td>
<td>1500x1100x26</td>
<td>1/4 degree</td>
</tr>
<tr>
<td>Large</td>
<td>All</td>
<td>4500x3298x26</td>
<td>1/12 degree</td>
</tr>
</tbody>
</table>

Machine Parameters:

<table>
<thead>
<tr>
<th>Processor (PE) Type</th>
<th>Clock Speed</th>
<th>PEs/Node</th>
<th>Memory/PE</th>
<th>Node Count</th>
<th>Network Type</th>
<th>NICs/Node</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP Alpha EV 68</td>
<td>833 MHz</td>
<td>4</td>
<td>2 Gbytes</td>
<td>50</td>
<td>Quadrics QsNet</td>
<td>1</td>
</tr>
<tr>
<td>HP Alpha EV 68</td>
<td>1.25 GHz</td>
<td>4</td>
<td>4 Gbytes</td>
<td>126</td>
<td>Quadrics QsNet</td>
<td>1</td>
</tr>
<tr>
<td>Intel Itanium II</td>
<td>1.3 GHz</td>
<td>2</td>
<td>1 Gbyte</td>
<td>30</td>
<td>Quadrics QsNet</td>
<td>1</td>
</tr>
</tbody>
</table>
Model Validation

<table>
<thead>
<tr>
<th>System</th>
<th>Input</th>
<th>Mean Error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alpha EV 68</td>
<td>Small</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>Medium</td>
<td>12</td>
</tr>
<tr>
<td>Alpha EV 68 (2)</td>
<td>Medium</td>
<td>7.7</td>
</tr>
<tr>
<td></td>
<td>Large</td>
<td>7.9</td>
</tr>
<tr>
<td>Itanium II</td>
<td>Small</td>
<td>5.6</td>
</tr>
<tr>
<td></td>
<td>Medium</td>
<td>8.5</td>
</tr>
</tbody>
</table>

Single baroclinic + 2 barotropic steps is minimum iteration size

Model typically accurate to within 10% of measurement

Conclusions

- Scientific applications are often not regularly partitioned
  - 3rd party partitioning software
  - Inconsistencies in global domain caused by inhomogeneous features
  - Irregular communication patterns
- Iteration time of loosely synchronous applications will be determined by the slowest process
- Assuming regularity can simplify modeling process
  - Computational load across cells is homogeneous
  - Interprocessor communication pattern is the same everywhere
- Accuracy is not negatively impacted, particularly at large scale
  - Irregularity approximates regularity at large scale
## Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td>40 mins</td>
</tr>
<tr>
<td><strong>COFFEE BREAK</strong></td>
<td></td>
</tr>
<tr>
<td>Abstractions</td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td></td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td>60 mins</td>
</tr>
<tr>
<td><strong>LUNCH BREAK</strong></td>
<td></td>
</tr>
<tr>
<td>II: SAGE</td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td></td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td>30 mins</td>
</tr>
<tr>
<td><strong>COOKIE BREAK</strong></td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td>10 mins</td>
</tr>
</tbody>
</table>

## Case Studies

Three case studies chosen from many applications that have been modeled:

1) **Sweep3D**
   - Deterministic $S_N$ Transport
     - Structured mesh
     - 2-D data decomposition
     - Pipelined wavefront processing

2) **SAGE**
   - Hydrodynamics code
     - Structured Adaptive mesh
     - 1-D data decomposition

3) **DNS3D**
   - Direct numerical turbulence simulation
     - Structured 3D mesh
     - 2-D data decomposition
**Case Study I: \( S_N \) Transport**

- Solve the particle transport equation, where the density distribution of particles \( N(x, E, \Omega, t) \) is the unknown.
- Use discrete directions \( \Omega \)
  - \( S_N \) has \( N(N+2) \) total directions spread out in 3-dimensions.
  - e.g., \( S_6 \) has 48 total directions, or 6 directions per octant.

- SWEEP3D code: 1-group, Cartesian-grid kernel
  (http://www.c3.lanl.gov/par_arch/Software.html)


**Cell Update**

3 inflows & 3 outflows

Cell balance equation(s)
**Sₙ Wavefronts (Sweeps)**

1-D

2-D

3-D grid with 2-D Partition

---

**3-D Spatial Grid Using 2-D Decomposition**

- 2-D decomposition results in a PE holding a several contiguous columns of data (diagram shows top view of 3-D spatial grid)
- Processor utilization is limited by the number of wavefronts (directions) from a corner point (quadrant)
  - for Sₙ transport, only 6 wavefronts per octant (12 per quadrant)
3D Wavefront with 2D Partition

2D Domain decomposition with "blocking"

Blocking in “z” Leads to tradeoff: Parallel Efficiency vs. Communication Intensity
Wavefront Abstraction with Message Passing

Pipelined wavefront abstraction:
for each octant
  for each angle-block
    for each z-block
      receive west
      receive north
      compute sub-grid
      send east
      send south
      end for
  end for
end for

Wavefront Abstraction with Message Passing

Basic Pipeline Model

- $N_{\text{sweep}}$ wavefronts “scan” the processor grid.
- Each scan requires $N_s$ steps.
- There’s a delay of $d$ between scans.
- The total number of steps, $S$, for all wavefronts is

\[ S = N_s + d(N_{\text{sweep}} - 1) \]

- The challenge is to find $N_s$ and $d$.
- For $S_N$: $N_{\text{sweep}} = \text{zblocks} \times \text{angleblocks} \times \text{octants}$
Communication Pipeline

\[ N_{\text{comm}} = 2(P_y - 1) + 2(P_x - 1) \]
\[ d_{\text{comm}} = 4 \]
\[ T_{\text{comm}} = [2(P_x + P_y - 2) + 4(N_{\text{sweep}} - 1)] \cdot T_{\text{msg}} \]
\[ T_{\text{msg}} = t_b + t_g L \]

Computation Pipeline

\[ N_{\text{comp}} = P_x + P_y - 1 \]
\[ d_{\text{comp}} - 1 \]
\[ T_{\text{comp}} = [(P_x + P_y - 1) + (N_{\text{sweep}} - 1)] \cdot T_{\text{cpu}} \]
\[ T_{\text{cpu}} = \left( \frac{N_x}{P_x} \cdot \frac{N_y}{P_y} \cdot \frac{N_z}{K_b} \cdot \frac{N_a}{A_b} \right) \frac{N_f \text{ laps}}{R_f \text{ laps}} \]
Alternative Modeling Approaches?

\[(P_y-1)P_x \text{procs have South neighbors: all send} \]
\[(P_y-1)P_x \text{procs have North neighbors: all receive} \]
\[(P_x-1)P_y \text{procs have East neighbors: all send} \]
\[(P_x-1)P_y \text{procs have West neighbors: all receive} \]

\[N_{\text{msg}} = [(P_y-1)P_x + (P_x-1)P_y] \text{pairs of send/receives} \]

A) \[T = N_{\text{msg}} \cdot T_{\text{msg}} + (P_x \cdot P_y) \cdot T_{\text{cpu}} \]
B) \[T = P_x \cdot P_y \cdot 2 \cdot T_{\text{msg}} + (P_x \cdot P_y) \cdot T_{\text{cpu}} \]

Do you see any problem with any of these 2 alternative approaches?
A) is a (wrong) upper bound. B) is a (wrong) lower bound. Both fail to accurately describe the overlap in communication and computation. Both fail to account for the delays due to the different repetition rates of the two types of wavefronts. Both are wrong… but don’t feel bad if you almost agreed to one of them… we struggled with this for quite some time.

Trace Analysis with One Wavefront
## Trace Analysis with Two Wavefronts

### Identified Message

Message sent from Process 15 to Process 11

- communication: 0, type: 7000
- length: 4972
- sent at 420.76 ms, received at 581.05 ms (diff: 25.29 ms)
- data rate: 1,544 Megabytes/sec

### Trace Analysis with Two Wavefronts

- Processes 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25,
- Messages: MPI_Init, MPI_Send, MPI_Recv, User Code, MPI_Allreduce.
Combining Pipelines

\[ T_{\text{total}} = T_{\text{comp}} + T_{\text{comm}} \]

\[ T_{\text{comp}} = [(P_x + P_y - 1) + (N_{\text{sweep}} - 1)] \times T_{\text{cpu}} \]

\[ T_{\text{comm}} = [2(P_x + P_y - 2) + 4(N_{\text{sweep}} - 1)] \times T_{\text{msg}} \]

Validation: Strong Scalability
### Blocking Strategies

- Larger block sizes lead to increased computation / communication ratio.
- For wavefront algorithms smaller blocks yield higher parallel efficiency.

![Graph showing performance sweep for different block sizes](image)

### $S_N$ Transport on Clusters of SMPs

- Goal: understand how decreased connectivity affects algorithmic performance.
  - **Obvious latency / BW effects, but is this the whole story?**
- Obvious relevance to many large-scale systems
Summary So Far...

- SWEEP3D results assumed that a logical processor mesh can be imbedded into the machine topology such that
  - each mesh node maps to a unique processor and
  - each mesh edge maps to a unique router link.
- This is required to maintain the concurrency of communications within a wavefront.

- We now examine cases with reduced connectivity.
- Q: What happens to $d$ and $N_{steps}$?

Cluster of SMPs: “Pipeline with Bottlenecks” Model

$$S = N_s(l) + d(l)F(N_{sweep})$$

Cluster of SMPs: Notation

\[ S_x = S_y = 8; \quad L_x = L_y = 1 \]
Cluster Model

- \( L \geq S / 2 \)?
  - yes (MPP case)
  - no

- \( S \geq 4L + 1 \)?
  - yes
  - no

\[
S_I = \begin{cases} 
2S_x + 2S_y + \lfloor (I-1)/L \rfloor \cdot S & \text{for } I=1,2L+1,4L+1 \\
2S_x + 2S_y + 4(L-1) + 5 + \lfloor (I-1)/L \rfloor - 1 \cdot S & \text{for } I=L+1,3L+1,5L+1, \ldots \\
2S_x + 2S_y + 4(I-1) + \lfloor (I-1)/L \rfloor & \text{for } I=1,N_{\text{sweeps}}
\end{cases}
\]

Total communication time =
\[
[S_x + (m-2)S_x + (n-2)S_y + 2(S_x-1)+2(S_y-1)]^T_{\text{msg}}
\]

Extending to Multiple Octants

- Model so far represents sweeps generated by angle/k-block loops
- Application consists of multiple octants, multiple iterations
- Iteration dependence added as multiplicative term
- Multiple octants
  - extends the pipeline length
  - include dependences between octants

Pipelined wavefront abstraction:

for each octant
  for each angle-block
    for each z-block
      receive east
      receive north
      compute subgrid
      send west
      send south
    end for
  end for
end for
Multiple Octant Processing

- Result: Pipeline length is 3 times longer than that of 1 octant for \( P_x = P_y \) (but much less than 8 times longer).
- Result: The pipeline length is asymmetric with respect to the processor grid.

### Originating Octant for Sweep

<table>
<thead>
<tr>
<th>Originating Octant for Sweep</th>
<th>Delay (to next Sweep)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(-i-j-k)</td>
<td>1</td>
</tr>
<tr>
<td>(-i-j+k)</td>
<td>(P_y)</td>
</tr>
<tr>
<td>(-i+j-k)</td>
<td>1</td>
</tr>
<tr>
<td>(-i+j+k)</td>
<td>(P_x+P_y-1)</td>
</tr>
<tr>
<td>(+i-j-k)</td>
<td>1</td>
</tr>
<tr>
<td>(+i-j+k)</td>
<td>(P_y)</td>
</tr>
<tr>
<td>(+i+j-k)</td>
<td>1</td>
</tr>
<tr>
<td>(+i+j+k)</td>
<td>(P_x+P_y-1)</td>
</tr>
</tbody>
</table>

**Total steps**: \(2P_x+4P_y+2\)
Validation: Multiple Octant Processing

Compaq ES40 Cluster (4 Processors per SMP)
Model Parameters include:

- \( T_{\text{cell}} = 120\text{ns} \)
- \( T_{\text{s}} = 11\mu\text{s} \)
- \( T_{\text{B}} = 3.4\text{ns} \) (for message size of 12000 bytes)

Lessons from SWEEP3D Model

- Development of application microkernel benchmarks was important:
  - Create a version of the code with computation eliminated
  - Create a version of the code with communication eliminated
- Work from the inside to the outside of the loop nest
- Model communication/computation/overlap
- Validate
- Re-iterate as new factors come into play
## Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Introduction and motivation 20 mins</td>
</tr>
<tr>
<td>30</td>
<td>Performance metrics &amp; pitfalls 30 mins</td>
</tr>
<tr>
<td>40</td>
<td>Performance modeling methodology 40 mins</td>
</tr>
<tr>
<td></td>
<td>COFFEE BREAK 30 mins</td>
</tr>
<tr>
<td>30</td>
<td>Abstractions 30 mins</td>
</tr>
<tr>
<td>60</td>
<td>Case Studies I: SWEEP3D 60 mins</td>
</tr>
<tr>
<td></td>
<td>LUNCH BREAK 90 mins</td>
</tr>
<tr>
<td>30</td>
<td>II: SAGE 30 mins</td>
</tr>
<tr>
<td>30</td>
<td>III: DNS3D 30 mins</td>
</tr>
<tr>
<td>30</td>
<td>Applications of modeling I: Rational system integration 30 mins</td>
</tr>
<tr>
<td></td>
<td>COOKIE BREAK 30 mins</td>
</tr>
<tr>
<td>40</td>
<td>II: Novel Architectures: Blue Waters 40 mins</td>
</tr>
<tr>
<td>40</td>
<td>III: Performance comparison of large-scale systems 40 mins</td>
</tr>
<tr>
<td>10</td>
<td>Conclusions, lessons learned, wrap-up 10 mins</td>
</tr>
</tbody>
</table>
## Case Study II: Hydrodynamics

- **SAGE** – SAIC’s Adaptive Grid Eulerian hydrocode
- Hydrodynamics code with Adaptive Mesh Refinement (AMR)
- Applied to: water shock, energy coupling, hydro instability problems, etc.
- Represents a large class of production ASCI applications at Los Alamos
- Routinely run on 1,000s of processors
- Scaling characteristic: Weak
- Data Decomposition (Default): 1-D (of a 3-D AMR spatial grid)


## SAGE Uses: Example Meteor Impact on Water

One-kilometer iron asteroid struck with an impact equal to about 1.5 trillion tons of TNT, and produced a jet of water more than 12 miles high

Wave velocities for the largest asteroid will be roughly 380 miles an hour. Initial tsunami waves are more than half a mile high, abating to about two-thirds of that height 40 miles in all directions from the point of impact.
Processing Flow in SAGE

- SAGE consists of many repeated 'stages' per cycle:
  - Gather (1+): obtain boundary data from remote PEs
  - Compute: computation specific to a 'stage'
    (computations for all stages are considered together in a single PE timing)
  - Scatter (1+): update boundary data on remote PEs

- Also, several collectives occur during each cycle (Allreduce)

SAGE Data Decomposition (1-D Slab)

- Decomposition determines boundary sizes between sub-grids
  - Amount of traffic for gather/scatter communications
- SAGE uses 1-D 'slab' decomposition, with some idiosyncrasies:
- First $B$ blocks of 2x2x2 cells assigned to PE1 …
  \[(E = \text{numcells}_\text{PE} = B^8)\]

- Total grid volume $\sim E \cdot P$ (Weak-scaling)
  - Volume is constrained by the side of the spatial cube being even
- Boundary exchanges occur in all three dimensions
  - in $Z$: largest boundary exchange depends on size of spatial cube!
  - in $Y$: depends on side of spatial cube
  - in $X$: constant at 4 elements
- N.B. the communication costs increase with scale
SAGE Data Decomposition (1-D Slab)

- The spatial grid is a cube by default
- Due to weak scaling, the size of the spatial grid grows with the no. of PEs
- Hence, the communication surface in Z also grows (up to a point)

Communication surface in Z = \((E \cdot P)^{2/3}\)

- At a certain scaling point, a single foil of cells is held on more than one processor which limits the communication traffic
- However, distance between processors increases!

A Bit of Algebra: Scaling Analysis

- The total volume is: \(V = E \cdot P = L^3\)
- The volume of each sub-grid is: \(E = l \cdot L^2\)
  where \(P\) is the number of PEs, \(l\) is the short side of the slab (in the Z dimension) and \(L\) is the side of the slab in X and Y directions (assuming a cubic grid)
- The surface of the slab, \(L^2\), in the X-Y plane is: \(L^2 = V^{2/3} = (E \cdot P)^{2/3}\)
  i.e. communication grows with the number of processors!
- Partitioning in 1-D results in \(L/(2P)\) ‘foils’ of width 2 on each PE:
  \[(E \cdot P)^{1/3}/2P = (E/8P^2)^{1/3}\]
- When this has a value less than one, a processor will contain less than a single foil, i.e. when \(P > \sqrt[3]{E/8}\) the number of processors involved in boundary exchange increases!
- Also, there is a maximum distance between the processors that hold a foil, termed the “PE Distance” (PED)
Scaling Characteristics

i) Surface size in Z

- Represents the size of boundary transfers between processors

Surface split across PEs: \( P > \sqrt{E/8} \)

(e.g., for \( E = 13,500 \) \( P > 41 \))

ii) PE Distance

- Minimum logical distance between processors for boundary transfers

\[ \text{PE distance} = \left[ \frac{8P^2}{E} \right]^{1/3} \]

Effect of Network Topology

- PE distance determines the no. of out-of-node communications that take place on single a gather-scatter
- The max. no. communications equals the no. PEs in a node
- For example, on ASCI Blue Mountain:

\[ \cdots \quad 4 \quad \boxed{12 \ldots} \quad 2 \quad \boxed{12 \ldots} \quad 4 \quad \cdots \]

\[ \text{8 SMPs} \quad \text{8 SMPs} \]

- PE distance results in many PEs communicating across a small number of links:
Effect of Network Topology (cont.)

- On a fat-tree network, the PE distance effect is smaller:
  - smaller nodes (typically 4 processors per node)
  - Also fat tree network enables communication between nodes with approximately equal performance

- PE distance has maximum effect when all cores communicate out of SMP node.
- The important aspects for the model are:
  - Number of processors/cores per node
  - Number of communication channels per node

Performance Model for SAGE

- Encapsulates code characteristics
- Parameterized in terms of:
  - Code (e.g., cells per PE), Mapping,
  - System (CPU speed, communication latency & bandwidth, memory etc.)

\[
T_{cycle}(P, E) = T_{comp}(E) + T_{GScomm}(P, E) + T_{allreduce}(P) + T_{mem}(P, E)
\]

<table>
<thead>
<tr>
<th>Application</th>
<th>E</th>
<th>Cells per PE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mapping</td>
<td></td>
<td>Surfaces in X, Y, Z</td>
</tr>
<tr>
<td>System</td>
<td>P*, P_s</td>
<td>Size of boundaries in X, Y &amp; Z</td>
</tr>
<tr>
<td></td>
<td>CL†</td>
<td>#PEs, &amp; #PEs per SMP box</td>
</tr>
<tr>
<td></td>
<td>L*, B*</td>
<td>Communication Links per SMP</td>
</tr>
<tr>
<td></td>
<td>T_{comp}(E)*</td>
<td>Latency and Bandwidth</td>
</tr>
<tr>
<td></td>
<td>T_{mem}(P)*</td>
<td>Time to process E cells</td>
</tr>
<tr>
<td></td>
<td>T_{mem}(P)*</td>
<td>Memory contention per cell on P PEs.</td>
</tr>
</tbody>
</table>

† System specification
* Measured / Benchmark
Initial Validation

- Validated on large-scale platforms:
  - ASCI Blue Mountain (SGI Origin 2000)
  - CRAY T3E
  - ASCI Red (intel)
  - ASCI White (IBM SP3)
  - Compaq Alphaserver SMP clusters

Validation Summary

<table>
<thead>
<tr>
<th>System</th>
<th>Number of Configurations tested</th>
<th>Maximum Processors tested</th>
<th>Maximum error (%)</th>
<th>Average error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASCI Blue (SGI O2K)</td>
<td>13</td>
<td>5040</td>
<td>12.6</td>
<td>4.4</td>
</tr>
<tr>
<td>ASCI Red (Intel Tflops)</td>
<td>13</td>
<td>3072</td>
<td>10.5</td>
<td>5.4</td>
</tr>
<tr>
<td>ASCI White (IBM SP3)</td>
<td>19</td>
<td>4096</td>
<td>11.1</td>
<td>5.1</td>
</tr>
<tr>
<td>ASCI Q (HP AlphaServer ES45)</td>
<td>24</td>
<td>3716</td>
<td>9.8</td>
<td>3.4</td>
</tr>
<tr>
<td>TC2K (HP AlphaServer ES40)</td>
<td>10</td>
<td>464</td>
<td>11.6</td>
<td>4.7</td>
</tr>
<tr>
<td>T3E (Cray)</td>
<td>17</td>
<td>1450</td>
<td>11.9</td>
<td>4.1</td>
</tr>
<tr>
<td>Roadrunner (Opteron &amp; Cell)</td>
<td>15</td>
<td>6120</td>
<td>6.0</td>
<td>3.8</td>
</tr>
<tr>
<td>Dawn (Blue Gene/P)</td>
<td>17</td>
<td>144K</td>
<td>9.8</td>
<td>4.8</td>
</tr>
<tr>
<td>Lobo (AMD Barcelona)</td>
<td>15</td>
<td>4352</td>
<td>6.8</td>
<td>3.9</td>
</tr>
</tbody>
</table>

- Model is highly accurate (typically error < 10%)
Lessons from SAGE Model

- Thorough understanding of data-decomposition leads to explanation of scaling effects
- Repetition of primary operations:
  - Boundary gather/scatters
- Computation encapsulated into a single processor time even though computation in stages varies
- Dependence on the node size – leading to contention in inter-node communications
- Model has not changed since development even though code is under active development
  - Even though frequency of operations and single processor time has changed, and
  - Also represents several derivatives of the code

Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Introduction and motivation</th>
<th>20 mins</th>
</tr>
</thead>
<tbody>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td>40 mins</td>
</tr>
<tr>
<td><strong>COFFEE BREAK</strong></td>
<td>30 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td>30 mins</td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td>60 mins</td>
</tr>
<tr>
<td><strong>LUNCH BREAK</strong></td>
<td>90 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td>30 mins</td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td>30 mins</td>
</tr>
<tr>
<td><strong>COOKIE BREAK</strong></td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td>10 mins</td>
</tr>
</tbody>
</table>
Direct Numerical Simulation (DNS3D)

- NSF petascale application for Blue Waters
  - Simulation of homogeneous turbulence in 3D
- Performance predictions were a part of NSF proposal
- Petascale problem set-up:
  - 12,288 x 12,288 x 12,288 grid
  - Requires 10,000 iterations
  - Target runtime is 40 hours on full Blue Waters system
- Implementation chosen was DNS3D
  - Iterative:
    - Each time-step uses a 4-stage Runge-Kutta (RK) stepping scheme
    - Use of inbuilt FFT routines
    - Other libraries possible (e.g. FFTW)

DNS3D processing flow

- An RK stage consists of 3x 3D-FFTs and 6x inverse 3D-FFTs
- Total of 12 + 24 3D-FFTs per time-step
- For modeling purposes we are not concerned with the precise ordering of operations but rather combine computation activities together, and communication activities together (assuming no communication/computation overlap)
General principle of a 3D-FFT: Done as sequence of 1D-FFTs

- Unit of computation is a 1D-FFT
- Three steps:
  - 1D-FFTs across X
  - 1D-FFTs across Y
  - 1D-FFTs across Z
- Assuming \( n_x \times n_y \times n_z \) grid points there are:
  - \( n_y \times n_z \) 1D-FFTs of size \( n_x \)
  - \( n_x \times n_z \) 1D-FFTs of size \( n_y \)
  - \( n_x \times n_y \) 1D-FFTs of size \( n_z \)

Parallel Decomposition done in 2D to reduce communication

- \( p_x \times p_z \) processors
- \( n_x / p_x \) by \( n_z / p_z \) "pencils" per processor
- All 1D-FFTs along "pencils" are local to a processor (no communications)
  - need transpose between 1D-FFTs to ensure pencil locality
- Three steps:
  - 1D-FFT
    » transpose
  - 1D-FFT
    » transpose
  - 1D-FFT
### Outline of DNS3D Model

\[ T_{\text{iteration}} = T_{\text{comp}} + T_{\text{transpose}} + T_{\text{collective}} \]

where
- \( T_{\text{comp}} \) – sequential time to process bundle of pencils
- \( T_{\text{transpose}} \) – time for 32 \( Y \leftrightarrow Z \) & 36 \( Y \leftrightarrow X \) and transposes
- \( T_{\text{collective}} \) – time for a single collective per iteration (small and ignored later)

Note that there is an additional I/O component for dumping data to disk. In the default setup this occurs every 200 iterations.

### Computation time

- Computation time split into two parts
  - The 1D-FFTs (non linear with \#grid_points, \( n_{gp} \))
  - Spectral, real-space, & RK computation (linear with the \#grid_points)

\[ T_{\text{comp}} = 4 \times N_{\text{pencils}} \times (n_y \times T_{\text{RK}}(n_y)) + 9 \times \left( \begin{array}{c} T_{1D,\text{FFT}}(n_y) \\ T_{1D,\text{FFT}}(n_y) \end{array} \right) \]

where \( N_{\text{pencils}} = (n_x / p_x) \times (n_z / p_z) \)

- Note forward and inverse FFTs assumed similar performance
- Parameters \( T_{\text{RK}}(x) \), and \( T_{1D,\text{FFT}}(x) \) can be either measured on the target platform at small scale or by obtained by simulation
Measuring $T_{1D\_FFT}(s)$

- Example on an 8-processor node (or 8-core processor)
- Need to be careful when measuring $T_{1D\_FFT}(s)$
  1. If global problem $n_x = n_y = n_z = s$ fits into a node's memory, then measure.
  2. Otherwise need to have a reduced number of pencils: $n_x \times n_y \times n_z$.
     Where $n_y = s$ (FFT size of interest)

- $n_x = n_y = n_z = s$
- All 1D-FFTs equal size
- $n_x \times n_y \times n_z$ (FFT size of interest)
- 1D-FFTs not equal size
- Need to isolate FFTs

Transpose time

- Transpose time consists of two components
  $$T_{\text{transpose}} = T_{\text{local}} + T_{\text{remote}}$$
- Where $T_{\text{local}}$ is for local copies and $T_{\text{remote}}$ is for communication costs (and buffer reads / writes)
Communication matrix:
Example measured from a 16x16 processor run

- Symmetric about major diagonal
  - Equal communication sent / received
- Matrix for full iteration
  - Y ↔ Z transposes are the “boxes” along the major diagonal
  - Y ↔ X transposes are the other diagonals
  - Note: MPI task allocation done in Z then X dimensions
- Diagonals represent a logical “shift”
  - $P_i \rightarrow P_{i+d}$
- Communication pattern can also indicate approach for good mapping
  - Want to minimize inter- vs. intra-node communications

Contention in Network Impacts on Communication Performance

Two main sources:
1. Number of cores sharing a NIC
2. Contention in network when messages collide (share a channel)

- Shift: $P_i \rightarrow P_{i+d}$
  - where $d = 1..128$
- Infiniband Cluster
  - node = 4-cores
- Typical: contention generally increases with shift distance
- Optimized: max of 4 (bottleneck is node-size, PEs)
Modeling Transpose Time

\[ T_{\text{transpose}} = T_{\text{local}} + T_{\text{remote}} \]

\[ T_{\text{local}} = \left( \frac{V}{P} \right) T_{\text{transpose}}(n_x, n_y, n_z) \]

\[ T_{\text{remote}} = 32 T_{\text{shift}}(Y \leftrightarrow X) + 36 T_{\text{shift}}(Y \leftrightarrow Z) \]

- \( T_{\text{local}} \) is measured on a small (single-chip) run
  - Assumed to be the time for the transpose excluding intra-chip comms
- \( T_{\text{shift}}() \) = average of the shift communication times
  - For \( Y \leftrightarrow X \) \( d = 1..p_x-1 \)
  - For \( Y \leftrightarrow Z \) \( d = p_x..p_x*p_z \) step \( p_x \)

- Can use modeled contention factors if measurements not possible
  - For Infiniband can be optimized
  - Some observations for BlueWaters later ...

Validation to 512 Cores Showed High Accuracy

- Testbed: 256 node cluster
  - dual-socket dual-core Opteron,
  - 4x SDR Infiniband
- Problem setup:
  - Weak scaling: \( V = 128^3 \) on one processor-core
  - Power of two core counts
    » round-robin scaling of \( p_x, p_z \)
    » round-robin scaling of \( n_x, n_y, n_z \)
- Sub-grid shape varies with scale
  - Gets longer and narrower
    » \( (n_x / p_x) \times n_y \times (n_z / p_z) \)
  - 1D-FFT sizes increase with scale
1D-FFT sizes vary with scale

- Time for 1-D FFTs measured
- On testbed:
  - Increase with size
  - Some 2\textsuperscript{nd}-order effects also
- FFT sizes used increases at distinct scale for our problem setup:
  - \((n_x / p_x) \times n_y \times (n_z / p_z)\)
  - round-robin \(p_x, p_z\)
  - round-robin \(n_x, n_y, n_z\)
- Leads to interesting time curve with FFT size

Validation shows high accuracy

- High accuracy observed
  - Errors: 3.9\% (max), 2.2\% (avg)
- Component times shows increase in FFT times with scale
Performance Exploration Using the Model:
1) Use of other FFT libraries

- Consider impact on change in $T_{1D,FFT}$ from our baseline testbed
  - Not specific to a particular FFT implementation
  - But rather used as a guide to see if such a change is worthwhile

- 1D-FFT times assumed to be faster by between 10-50%
- Graph shows improvement in iteration time compared with baseline
- Form of curves reflects the measured 1D-FFT times for the current implementation

Performance Exploration Using Model:
2) Optimized communications

- Possibility of overlapping some communication with computation
  - During last stage of FFT (remember log(N) stages), resultant data could start be communicated as part of the transpose
  - Requires optimization of the implementation
  - Is it valuable to undertake such optimizations?

- Assumptions:
  - Each stage of a 1D-FFT takes constant time
  - Communication can be 100% overlapped during last stage of FFT
- Performance improvement relative to testbed baseline
**DNS3D summary**

- Non-linear effects pose interesting modeling factors
  - Size of 1D-FFTs increase with scale
  - Number of FFTs per core decreases
  - Cannot measure compute-cost on a sub-grid at small-scale and add in communication costs for large-scale

- Significant communication
  - Two types of transpose
  - Nearly all data for FFT is communicated to neighbors (most non-local)

- Modeling shows high accuracy

- Model currently in use to examine options for Blue Waters
  - We will also use it as a part of the performance acceptance testing

---

**Tutorial Outline (the plan!)**

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td>20</td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td>30</td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td>40</td>
<td>40 mins</td>
</tr>
<tr>
<td></td>
<td></td>
<td>COFFEE BREAK 30 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td>30</td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td></td>
<td>LUNCH BREAK 90 mins</td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td>60</td>
<td>60 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td>30</td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td>30</td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td></td>
<td>COOKIE BREAK 30 mins</td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td>30</td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td>40</td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td>40</td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td>10</td>
<td>10 mins</td>
</tr>
</tbody>
</table>
Applications of Modeling

More than any other time in history, mankind faces a cross-roads. One path leads to despair and utter hopelessness. The other, to total extinction. Let us pray we have the wisdom to choose correctly.

- Woody Allen

Rational System Integration

- When introduced, ASCI Q was the largest production ASCI system:
  - 20Tflops peak performance
  - 2048 HP AlphaServer ES45 nodes
  - 8192 Alpha EV68 processors, operating at 1.25GHz (2-fp per cycle)
- HP/Compaq was announced as supplier of ASCI Q in August 2000
- Majority of nodes were in production by end of 2002

Question (circa 2001): What level of performance will ASCI Q achieve?
Answer: Use performance modeling!
ASCI Q at Los Alamos

ASCI Q Performance Data: History

- Measured ASCI Q performance from the first nodes manufactured to the full sized machine
  - Installed in stages
  - 2 upgrades during installation: PCI bus (33MHz to 66MHz), and Processor (1.0GHz to 1.25GHz with increased L2 cache).

<table>
<thead>
<tr>
<th>Date</th>
<th># Nodes</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>March '01</td>
<td>8</td>
<td>First ES45 cluster available (HP Marlborough)</td>
</tr>
<tr>
<td>9th Sept '01</td>
<td>128</td>
<td>First machine at LANL, 33MHz PCI bus</td>
</tr>
<tr>
<td>24th Sept '01</td>
<td>128</td>
<td>Some faulty H/W replaced</td>
</tr>
<tr>
<td>24th Oct '01</td>
<td>128</td>
<td>O/S patch improved Quadrics Performance</td>
</tr>
<tr>
<td>4th Jan '02</td>
<td>512</td>
<td>PCI bus @ 66MHz (but not on all nodes)</td>
</tr>
<tr>
<td>2nd Feb '02</td>
<td>512</td>
<td>All @ 66MHz PCI, some nodes configured out</td>
</tr>
<tr>
<td>20th April '02</td>
<td>512</td>
<td>All nodes available and running</td>
</tr>
<tr>
<td>13th June '02</td>
<td>2</td>
<td>First 1.25GHz nodes (HP Marlborough)</td>
</tr>
<tr>
<td>20th Sept '02</td>
<td>1024</td>
<td>QA testing (1.25GHz processors)</td>
</tr>
<tr>
<td>25th Nov '02</td>
<td>1024</td>
<td>QB Performance variability testing</td>
</tr>
<tr>
<td>25th Jan '03</td>
<td>1024</td>
<td>QB Performance optimization</td>
</tr>
<tr>
<td>1st May '03</td>
<td>2048</td>
<td>QA+QB combined testing (20Tflop peak)</td>
</tr>
</tbody>
</table>
Performance Expectations Provided by Models

- Predictions made in April '01
- Further predictions made for PCI upgrade, and CPU upgrade

Late 2001:
- Performance consistent across both phases of ASCI Q (each with 1024 nodes)
- Measurements were ~80% longer than model

Early 2002: upgraded PCI
- Model used to validate measurements!

1024-Node Performance (Late 2002)

- Performance consistent across both phases of ASCI Q (each with 1024 nodes)
- Measurements were ~80% longer than model

There is a difference
WHY?
Model Includes Known Factors

- Model includes:
  - Computation characteristics of application
  - Communication requirements
  - Scaling characteristics

- Model approach is iterative: as new (understood) factors come into play they must be incorporated

- Without a model then it would not be possible to identify if there is a problem or not!

- If there are some unknown factors then we need to:
  - Identify
  - Understand
  - Model
  - And possibly optimize the application/system

Quotation

“[W]hen you have eliminated the impossible, whatever remains, however improbable, must be the truth.”

Sherlock Holmes
and the case of
The Missing Supercomputer Performance


Sir Arthur Conan Doyle
Using Fewer PEs Per Node

- Performance using 1, 2, 3, and 4 PEs per node
  - reduces the number of compute processors available

![Graph showing cycle time vs. number of PEs for different numbers of PEs per node](image)

Using Fewer PEs Per Node (2)

- Measurements match model almost exactly for 1, 2, and 3 PEs per node!

![Graph showing error vs. number of PEs for different numbers of PEs per node](image)

Performance issue only occurs when using 4 PEs per node
Performance Variability (1)

- Cycle time varies from cycle to cycle.

![Graph showing cycle time variability](image)

Performance Variability (2)

- Histogram of cycle time over 1000 cycles.
- Over factor of 4 in range (0.75s → 3s).

![Histogram showing cycle time distribution](image)

Performance issue has variability (some cycles are not affected!)

---

Kevin J. Barker, Adolfy Hoisie, and Darren J. Kerbyson
SAGE Performance Components

- Examine components of SAGE:
  - Put/Get (point-to-point boundary exchange)
  - Collectives (allreduce, broadcast, reduction)

Performance issue seems to occur only on collective operations

Delays Observed by a Micro-Benchmark

- Simple computation benchmark took exactly 1ms to execute
- Executed 1 million iterations per processor
- Histogram plotted of time actually taken per node (= 4 PEs)
Unknown Factor was Caused by the OS

- An application is usually a sequence of a computation followed by a synchronization (collective):

- But if an event happens on a single node then it can affect all the other nodes

“Computational Noise”

Effect Increases with Scale

- The probability of a random event occurring increases with the node count.
After OS Refinements

- Performance ASCI Q now within ~10% of our expectation
- Without a model we would not have identified (and solved) the poor performance!

Rational System Integration - Summary

- Models predicted ASCI Q performance in advance of installation
  - Based on single node performance, network performance, and knowledge of application factors
- Models can provide valuable performance data
- Do not believe everything you measure!
- Where possible have at least two data points for the same performance point from different sources
  - If there is a difference: diagnose and identify source of problem

Without modeling, it may have taken longer to realize there was a problem with ASCI Q!
Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>20 mins</td>
</tr>
<tr>
<td>1</td>
<td>30 mins</td>
</tr>
<tr>
<td>2</td>
<td>40 mins</td>
</tr>
<tr>
<td>3</td>
<td>30 mins</td>
</tr>
<tr>
<td>4</td>
<td>30 mins</td>
</tr>
<tr>
<td>5</td>
<td>60 mins</td>
</tr>
<tr>
<td>6</td>
<td>90 mins</td>
</tr>
<tr>
<td>7</td>
<td>30 mins</td>
</tr>
<tr>
<td>8</td>
<td>30 mins</td>
</tr>
<tr>
<td>9</td>
<td>30 mins</td>
</tr>
<tr>
<td>10</td>
<td>30 mins</td>
</tr>
<tr>
<td>11</td>
<td>30 mins</td>
</tr>
<tr>
<td>12</td>
<td>30 mins</td>
</tr>
<tr>
<td>13</td>
<td>10 mins</td>
</tr>
</tbody>
</table>

An Overview of Blue Waters for Modeling

Key Aspect: Relay experiences on the reasoning for a new architecture when performance modeling

- Blue Waters: Innovative design
  - Different to current high end systems
  - Not a mesh, Not a Fat-tree, Not accelerated
- Large Core-count (> 200K)
- Large peak (multi peta-flop)
- Deep System Hierarchy
  - Communications
    - Differences in channel bandwidths and latencies
  - Task mapping

Note: This information is based on the view from our perspective. It is NOT an official view of either IBM or NCSA.
A Practical Approach to Performance Analysis and Modeling of Large-Scale Systems

IEEE Cluster, Heraklion, Greece 2010

Kevin J. Barker, Adolfy Hoisie, and Darren J. Kerbyson

We have been collaborators on HPCS PERCS since 2003

- **Runtime operation**
  - Is the system healthy today?

- **Improvements**
  - Quantify impacts prior to implementation

- **Is the machine working?**
  - Performance should be as expected

- **Small scale (nodes) available**
  - Predict large-scale system performance using measurements @ small-scale

- **Which system should NSF buy? (Power7)**
  - Modeling provided predictions for proposed BW system

- **System unavailable for measurement**
  - Explored PERCS large-scale system performance and influenced design

**Performance Modeling – IBM PERCS**

- **IBM**
  - PERCS simulator

- **LANL**
  - Performance Model

- **Simulated run-time**
  - (1PE, 1chip)

- **Large-scale Performance Predictions**

- **System Design**
  - cores per chip
  - Network topology
  - Latency
  - Bandwidth
  - Contention...

- **Modeling used to explore and guide design of PERCS using application suite (HPCS phase 1 & 2)**
- **Design feedback loop got used with increasing speed**
  - Explored numerous configurations and options
Processor Hierarchy

- Processor = 8x Power7 cores
  - on-chip shared L3 cache
  - 2x memory controllers supporting 8 channels DDR3 memory
- Quad-Chip-Module (QCM) = 4x Processors
  - Single socket
  - Direct communication channels between all 4 processors
  - Connection to communications Hub (Torrent)
- Drawer = 8x (QCM + Hubs)
  - Each Hub has a connection to each Hub on the same board
- SuperNode = 4x Boards
  - Each Hub has a connection to each other Hub on other boards in the Supernode
- System = up to 513x SuperNodes
  - Each SN has a connection to each other SN

Logical View: Communication Hierarchy
System = up to 513 Supernodes

- One channel between any two SNs
  - (8 in example)
- Communication from one SN to another can be done through an intermediate SN
  - Two stage comms

Communication Hierarchy provided by Hubs

- W: (x4): local P7 QCM
- Li: (x7): local SN, same drawer
- Lr: (x24): local SN, same SN
- D: (max 16): distant SN

Bandwidth

Latency

~1TB/s throughput
Communication parameters for Modeling

- At present we have no measurements from hardware and can only assume parameter values
  - Bandwidths
  - Latencies
  - Collectives

- Values may vary depending on message size
- These will be firmed up over time

<table>
<thead>
<tr>
<th>Communication Parameters</th>
<th>Latency</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr>
<td>QCM -&gt; Hub (W)</td>
<td>0.05us</td>
<td>15 + 15 GB/s</td>
</tr>
<tr>
<td>Intra-drawer (LI)</td>
<td>0.1us</td>
<td>15 + 15 GB/s</td>
</tr>
<tr>
<td>Intra-SN (Ir)</td>
<td>0.2us</td>
<td>4 + 4 GB/s</td>
</tr>
<tr>
<td>Inter-SN (D)</td>
<td>~0.3us</td>
<td>7 + 7 GB/s</td>
</tr>
</tbody>
</table>

- Note this is only for small message latencies (per hop) and large-message bandwidths. Currently ignores detail which will be available closer to actual hardware delivery.
- Above does not include MPI software stack (0.5us)

Note that these numbers are for illustration purposes only and does not reflect actual performance characteristics of Blue Waters.
Routing Considerations

- Intra-SN
  - Direct Routing
  - Each Hub has direct connection to each other

- Inter-SN
  - Two possible operation modes:
    1. Direct Routing
       - Each SN pair has a single channel between them
    2. Indirect Routing
       - Use a middle SN "C", when routing from SN "A" -> SN "B"
       - Take advantage of many of the channels from a SN
  - In the following we assume case 2

Routing (continued)

- Inter-SN

  [Diagram showing routing process]

  - First step (LI) enables use of any Hub in same drawer
  - 8*max16 = max 128 D links available (i.e. a max of 128 middle SNs)
  - Middle step (LI | Lr) routing to correct D-link exit
    - Only one D link to destination SN
  - Last step routes within destination SN to dest Hub/core

Note: the maximum available D-links depends on system size
Communication Cost

\[ T_{\text{msg}} = L + \frac{S}{B} \]

\[ T_{\text{msg}} = \sum L_i + \max \left( \frac{S}{B_i} \right) \]

- \( L_i \) = latency, \( B_i \) = bandwidth on link \( i \), \( S \) = message size
- Sum latencies in the multi-hop routing
- Use the min bandwidth of the links used (max time)
- Straightforward. But …
  - Above only for single message without striping

Communication Cost with striping

\[ T_{\text{msg}} = \sum L_i + \max \left( \frac{S}{N_i} / B_i \right) \]

- \( N_i \) = number channels of type \( i \)
  - For inter-node:
    » Hub \( \rightarrow \) 7 other Hubs (7x \( L \))
    » Hub \( \rightarrow \) 128 other Hubs (128 \( \times D \))
    » But then fan into destination
  - In actual fact bandwidth limited by \( P7 \rightarrow \) Hub Bandwidth
  - Also note message striped into 2KB packets
- Reasonably straightforward. But …
  - Above only for large single message with striping
Communication Pattern Cost

\[ T_{\text{msg}} = \sum L_i + \max \left( C_i \cdot (S / N_i) / B_i \right) \]

- \( C_i \) = contention (\# of messages going over same channel)
- Value of \( C_i \) depends on communication pattern and also mapping
- Look at some examples:
  - 2D decomposition
  - Subset of All-to-all (e.g. DNS3D)
- We show what should be achieved, could be used to identify inefficiencies in practice

2D Example

- 1024 cores in an SN
- 2D: 32x32 processes
  - 4x2 per P7 processor
  - 2x2 x (4x2) per QCM =8x4
  - 4x8 QCMs
- Intra-SN
  - +X-dim: \( C = 4 \) on LI channels
  - +Y-dim: \( C = 8 \) on either LI or Lr
- Note dependence on mapping
2D Example (continued) Inter-node: +X

1. Intra-SN
   - C = 4 on LI channels

2. Inter-SN
   - C = 2x 8/128 on D
   - C = 4 + 8/128 on LI
   - C = 8/128 on Lr
2D Example (continued)

Intra-node: +Y

1. Intra-SN
   - C = 8 on Ll channels
   - C = 8 on Lr channels

2. Inter-SN
   - C = 2x 32/128 on D
   - C = 8 + 32/128 on Ll
     = 8 + 32/128 on Lr
All-to-all example: intra-node

- 1024 cores in an SN
  - All-to-all between all cores
  - C.f. one of the transpose in DNS3D
- C = 32x32 on each Li
- C = 32x32 on each Lr

All-to-all example: inter-node

- 1024 cores in an SN
  - All-to-all between all cores
  - C.f. other transpose in DNS3D
- C = #SN x1024 on D
- Best case using direct routing
Summary Modeling Blue Waters

- We have provided a view of the Blue Waters processor and communication hierarchy
  - Focused on aspects impacting communication performance
  - Task layout and resulting communication contention
  - 2D example: intra- and inter-node communications
  - All-to-all performance
- Actual communication performance of Blue Waters not yet determined
- We are in the process of modeling several applications for Blue Waters for:
  - pre-delivery performance prediction
  - To assist with application and system optimizations
  - As tools for performance acceptance testing of the system
- Part of on-going performance modeling of the Power7 (since 2003)
- Stay tuned, it’s going to be interesting!

Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction and motivation</td>
<td>20 mins</td>
</tr>
<tr>
<td>Performance metrics &amp; pitfalls</td>
<td>30 mins</td>
</tr>
<tr>
<td>Performance modeling methodology</td>
<td>40 mins</td>
</tr>
<tr>
<td>COFFEE BREAK</td>
<td>30 mins</td>
</tr>
<tr>
<td>Abstractions</td>
<td>30 mins</td>
</tr>
<tr>
<td>Case Studies</td>
<td></td>
</tr>
<tr>
<td>I: SWEEP3D</td>
<td>60 mins</td>
</tr>
<tr>
<td>LUNCH BREAK</td>
<td>90 mins</td>
</tr>
<tr>
<td>II: SAGE</td>
<td>30 mins</td>
</tr>
<tr>
<td>III: DNS3D</td>
<td>30 mins</td>
</tr>
<tr>
<td>Applications of modeling</td>
<td></td>
</tr>
<tr>
<td>I: Rational system integration</td>
<td>30 mins</td>
</tr>
<tr>
<td>COOKIE BREAK</td>
<td>30 mins</td>
</tr>
<tr>
<td>II: Novel Architectures: Blue Waters</td>
<td>40 mins</td>
</tr>
<tr>
<td>III: Performance comparison of large-scale systems</td>
<td>40 mins</td>
</tr>
<tr>
<td>Conclusions, lessons learned, wrap-up</td>
<td>10 mins</td>
</tr>
</tbody>
</table>
Large-Scale System Comparison

- Performance models can be used to compare the performance of large systems
  - Measurement is not always possible
    - Access may be limited
    - Systems may not yet be available (e.g., in the procurement of a future system)
  - Predict performance of a workload on a set of systems and compare
  - Determine the system characteristics that most limit performance
- We compare performance of three supercomputers on a realistic workload combining benchmarking and modeling
- The applications and their models for the workload considered, Sweep3D and SAGE, were described earlier

Systems Under Consideration

- **Lobo**: Conventional cluster
  - Commodity processors and network
- **Dawn**: Traditional massively parallel processor
  - Second-generation Blue Gene (Blue Gene/P)
  - Specially modified processors, custom networks
  - **Pros**: abundant parallelism, low-latency communication
  - **Cons**: weak processor cores, limited bandwidth
- **Roadrunner**: Hybrid, accelerated cluster
  - Commodity processors and network plus enhanced commodity processors as accelerators
  - **Pros**: immense peak performance per node, abundant parallelism
  - **Cons**: severely unbalanced communication-to-computation performance (few GB/s per flop/s) ➔ significant NIC contention
Lobo Node Architecture

- Quad-socket, quad-core CPUs
  - AMD Barcelona 8354 @ 2.2 GHz
- 32 GB of memory per node
  - 2 GB/core

Lobo System Architecture

- 2 SUs × 136 nodes/SU × 4 sockets/node × 4 cores/socket = 4,352 cores (38.3 peak Tflop/s)
- 4x DDR InfiniBand (2 GB/s per link per direction)
- One 288-port InfiniBand switch
### Dawn Node Architecture

- Single-socket, quad-core CPUs
  - PowerPC 450d @ 850 MHz
- 4 GB of memory per node
  - 1 GB/core

### Dawn System Architecture

- 72 × 32 × 16 nodes × 4 cores/node = 147,456 cores (501.3 Tflop/s)
- 425 MB/s per torus link per direction × 6 links/node = 2.6 GB/s per direction per node
Roadrunner Node Architecture

- Dual-socket, dual-core CPUs
  - AMD Opteron 2210 @ 1.8 GHz
- 4 Cell/B.E. accelerators (one per CPU core)
  - PowerXCell 8i @ 3.2 GHz
- 32 GB of memory per node
  - 4 GB/Operton core + 4 GB/Cell socket

Roadrunner System Architecture

- 17 CUs × 180 nodes/CU × {2,4} sockets/node × {2,9} cores/socket = 122,400 cores (1,393 peak Tflop/s)
- 4x DDR InfiniBand (2 GB/s per link per direction)
- 2 levels of InfiniBand (intra- and inter-CU)
### Summary of Architectural Characteristics

<table>
<thead>
<tr>
<th>Feature</th>
<th>Lobo</th>
<th>Dawn</th>
<th>RR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cores/node</td>
<td>16</td>
<td>4</td>
<td>40</td>
</tr>
<tr>
<td>Nodes/system</td>
<td>272</td>
<td>36,864</td>
<td>3,060</td>
</tr>
<tr>
<td>Cores/system</td>
<td>4,352</td>
<td>147,456</td>
<td>122,400</td>
</tr>
<tr>
<td>Memory/node (GB)</td>
<td>32</td>
<td>4</td>
<td>32</td>
</tr>
<tr>
<td>Streams mem. BW/socket (GB/s)</td>
<td>7.4</td>
<td>10.0</td>
<td>22.2</td>
</tr>
<tr>
<td>Streams mem. BW/node (GB/s)</td>
<td>18.8</td>
<td>10.0</td>
<td>88.9</td>
</tr>
<tr>
<td>Network BW/node/dir. (GB/s)</td>
<td>2</td>
<td>2.5 (+6)</td>
<td>2</td>
</tr>
<tr>
<td>Peak performance (Tflop/s)</td>
<td>38</td>
<td>501</td>
<td>1,393</td>
</tr>
</tbody>
</table>

No one system is clearly superior → use performance models to compare

### Model Accuracy

- Maximum modeled error excluding outlying “rogue” points

<table>
<thead>
<tr>
<th>Application</th>
<th>Lobo</th>
<th>Dawn</th>
<th>Roadrunner</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAGE</td>
<td>&lt; 7%</td>
<td>&lt; 10%</td>
<td>&lt; 4%</td>
</tr>
<tr>
<td>Sweep3D</td>
<td>&lt; 14%</td>
<td>&lt; 4%</td>
<td>&lt; 8%</td>
</tr>
</tbody>
</table>

FYI, two other applications we also looked at:

<table>
<thead>
<tr>
<th>Application</th>
<th>Lobo</th>
<th>Dawn</th>
<th>Roadrunner</th>
</tr>
</thead>
<tbody>
<tr>
<td>VPIC</td>
<td>&lt; 6%</td>
<td>&lt; 1%</td>
<td>&lt; 4%</td>
</tr>
<tr>
<td>Partisan</td>
<td>&lt; 6%</td>
<td>&lt; 12%</td>
<td>&lt; 4%</td>
</tr>
</tbody>
</table>
Measuring Application Performance

- Roadrunner Base > Dawn on SAGE
- Dawn > Roadrunner Hybrid on Sweep3D
- Can we use modeling to explain this discrepancy?

Using Modeling to Identify Performance Bottlenecks
Using Modeling to Identify Performance Bottlenecks

- SAGE transmits a large volume of large messages
- Lobo and Roadrunner Base (same IB fat-tree network) gradually lose performance to bandwidth
- Dawn’s limited link bandwidth and susceptibility to network contention in the torus rapidly let bandwidth dominate performance

Using Modeling to Identify Performance Bottlenecks

- Sweep3D transmits a large number of small/medium-sized messages; also, pipeline effects limit parallel efficiency
- Would expect latency to dominate; in fact,
  - Few networks are bandwidth-optimized for Sweep3D’s message sizes
  - Lobo is 50-50 compute/bandwidth due to NIC contention (16 procs)
  - Dawn spends 50% of its time stalled waiting for data (pipeline effects)
  - Roadrunner required different blocking at 2K procs; data aggregation helped with pipelining effects, but deep comm. hierarchy hurts perf.

Kevin J. Barker, Adolly Hoisie, and Darren J. Kerbyson
Using Modeling to Identify Performance Bottlenecks

Summary

- Performance is workload-dependent
- Different systems → different bottlenecks
  - SAGE is compute-bound on Lobo and Roadrunner Base but bandwidth-bound on Dawn
  - Sweep3D is compute-bound on Dawn and Roadrunner Base but communication bound on Roadrunner Hybrid and 50-50 compute/communicate on Lobo
- Different applications → different bottlenecks
  - Dawn is bandwidth-bound on SAGE but compute-bound on Sweep3D
- Modeling can help explain performance measurements
  - Dawn has more processors than Roadrunner Base, but Roadrunner Base is faster on SAGE
    » Model shows Dawn’s relatively poor bandwidth limits its performance
  - Roadrunner Hybrid has higher per-node peak than Dawn, but Dawn is faster on Sweep3D
    » Model shows Roadrunner Hybrid is bottlenecked by communication
# Tutorial Outline (the plan!)

<table>
<thead>
<tr>
<th>Page</th>
<th>Duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>Introduction and motivation</td>
</tr>
<tr>
<td>30</td>
<td>Performance metrics &amp; pitfalls</td>
</tr>
<tr>
<td>40</td>
<td>Performance modeling methodology</td>
</tr>
<tr>
<td>30</td>
<td>COFFEE BREAK</td>
</tr>
<tr>
<td>30</td>
<td>Abstractions</td>
</tr>
<tr>
<td>60</td>
<td>Case Studies</td>
</tr>
<tr>
<td>90</td>
<td>LUNCH BREAK</td>
</tr>
<tr>
<td>30</td>
<td>I: SWEEP3D</td>
</tr>
<tr>
<td>30</td>
<td>II: SAGE</td>
</tr>
<tr>
<td>30</td>
<td>III: DNS3D</td>
</tr>
<tr>
<td>30</td>
<td>Applications of modeling</td>
</tr>
<tr>
<td>30</td>
<td>I: Rational system integration</td>
</tr>
<tr>
<td>30</td>
<td>COOKIE BREAK</td>
</tr>
<tr>
<td>40</td>
<td>II: Novel Architectures: Blue Waters</td>
</tr>
<tr>
<td>40</td>
<td>III: Performance comparison of large-scale systems</td>
</tr>
<tr>
<td>10</td>
<td>Conclusions, lessons learned, wrap-up</td>
</tr>
</tbody>
</table>

"If you’ve enjoyed this program just half as much as we’ve enjoyed doing it, then we’ve enjoyed doing it twice as much as you."

- Monty Python

"Some people have a way with words, and other people...not have way."

- Steve Martin
Summary

- Modeling and predicting the performance of large-scale applications on HPC systems is one of the great challenges for computer science.

- The predictive capability you have seen in this tutorial is currently being used for a variety of tasks at PNNL and elsewhere within DOE.

- Our goal is to establish performance engineering as a standard practice.

Performance Engineering

Performance-engineered system: The components (application and system) are parameterized and modeled, and a constitutive model is proposed and validated.

Predictions are made based on the model. The model is meant to be updated, refined, and further validated as new factors come into play.
Capabilities and Limitations

- We do:
  - Model full applications
  - Validate on systems with thousands of CPUs

- We do not:
  - Model / predict single-CPU time
  - Account for memory contention within an SMP
    » Could be done empirically
  - Account for non-algorithmic comm/comm and comm/comp overlap
  - Account for operating system effects within the application model
    » These are measured and modeled separately
    » We still have a dedicated, single-application view
    - Throughput, scheduling issues modeled separately
  - Model / predict I/O performance

Final Thoughts

- Application / architecture mapping is the key - not lists of basic machine characteristics (speeds & feeds)
  - Kernels alone do not characterize the performance of a supercomputer

- Performance studies need to address a specific workload

- Performance and scalability modeling is an effective "tool" for workload characterization, system design, application optimization, and algorithm-architecture mapping
  - The model is the tool

- Back-of-the-envelope performance predictions are risky (outright wrong?), given the complexity of analysis in a multidimensional performance space
Acknowledgements and Disclaimers

- Previous colleagues at LANL
  - Kei Davis
  - Michael Lang
  - Scott Pakin
  - Jose Carlos Sancho
  - Harvey J. Wasserman

- Thanks to:
  - US Department of Energy

- Note: Any benchmark results presented herein reflect our workload. Results from other workloads may vary.
### Some Publications

**Sweep3D**


**SAGE**


**Tycho / UMT2K**


### System Modeling and Comparisons


### Resource Management


Network Architecture

System Integration

System Performance Analysis

Performance Analysis - Book
About the Authors

Adolfy Hoisie is a Laboratory Fellow, Director of the Center for Advanced Architectures, and the Leader of HPC at the Pacific Northwest National Laboratory. He joined PNNL in 2010 after spending 13 years at Los Alamo National Laboratory. From 1987 to 1997, he was a researcher at Cornell University. His area of research is performance analysis and modeling of systems and applications. He has published extensively, lectured at numerous conferences and other important events in his area worldwide. He was the winner of the Gordon Bell Award in 1996, and co-author to the recently published SIAM monograph on performance optimization.

Darren Kerbyson is a Laboratory Fellow at the Pacific Northwest National Laboratory. He received his BSc in Computer Systems Engineering in 1988, and PhD in Computer Science in 1993 both from the University of Warwick (UK). Prior to joining PNNL in 2010 he was the lead of the Performance and Architecture Lab at Los Alamos National Laboratory for almost 10 years. He was previously a senior member of faculty in Computer Science at the University of Warwick in the UK. His research interests include performance evaluation, performance modeling, and performance optimization of applications on high performance systems as well as image analysis. He has published over 130 papers in these areas over the last 20 years. He is a member of the IEEE Computer Society.

About the Authors (cont.)

Kevin Barker joined the HPC group at the Pacific Northwest National Laboratory in 2010. He previously spent 5 years as a member of the Performance and Architecture Lab (PAL) team at Los Alamos National Laboratory. His current research interests include developing performance modeling methodologies and tools for HPC systems and workloads as well as understanding how current and future architectures impact workload performance. He has published papers in the areas of dynamic load balancing, HPC middleware systems, performance modeling, and future network architectures. He received his B.S. in computer science from North Carolina State University in 1997, his M.S. in computer science from the University of Notre Dame in 2001, and his Ph.D. in computer science from the College of William and Mary in 2004.
Glossary

- **bandwidth**
  - The rate at which data can be transferred from one process to another, often measured in MB/s

- **cell**
  - A unit of application data (e.g., an array element); may correspond to a physical entity (e.g., an atom)

- **CPU core**
  - The minimal unit of hardware capable of computation

- **(global) grid**
  - An application's primary data structure, distributed across all processes; may correspond to a physical entity (e.g., a 3-D volume of particles)

- **grid point**
  - See cell

- **latency**
  - The time from when a sending process initiates a message transfer to when a destination process receives it, often measured in µs
  - (May imply a minimally sized message transfer)

- **NIC (network interface controller)**
  - A communication endpoint; a node's entry point into the interconnection network

- **node**
  - A component of a parallel system containing at least one CPU, NIC, and memory subsystem

Glossary (cont.)

- **PE (processing element)**
  - See process

- **performance model**
  - A formal expression of an application's execution time in terms of the execution times of various system resources

- **process**
  - A software construct capable of performing computation; has its own, private memory space

- **processor**
  - A socket
  - A CPU core
  - A process

- **socket**
  - A hardware package containing at least one CPU core and also typically caches, a memory interface, and signaling pins to connect to memory, other sockets, and I/O

- **strong scaling**
  - When increasing the process count, keeping the application's global grid size constant (and ↓ reducing the subgrid size proportionally); represents using parallelism to reduce execution time while keeping accuracy constant

- **subgrid**
  - A single process's subset of the global grid
Glossary (cont.)

- **surface-to-volume ratio**
  - The ratio of the number of cells at one process that must be communicated to another process divided by the total number of cells at that process; lower ratios indicate higher computational efficiencies.

- **weak scaling**
  - When increasing the process count, increasing the application’s global grid size proportionally (and keeping the subgrid size constant); represents using parallelism to increase accuracy while keeping time constant.

Performance Modeling

“Prediction is difficult - especially for the future.”

- Y. Berra

“The future will be just like the present - only more so.”

- Groucho Marx
Case Studies

“One good, solid hope is worth a carload of certainties”

- The Doctor, Dr. Who