High-Performance Computing for Stencil Computations Using a High-Level Domain-Specific Language

Justin Holewinski Tom Henretty Kevin Stock Louis-Noël Pouchet Atanas Rountev P. Sadayappan

> Department of Computer Science and Engineering The Ohio State University

> > Presented at WOLFHPC 2011

May 31, 2011

Holewinski et al.: Stencil Computations with a High-Level DSL

Stencil Computations



- Operate on each point in a discrete n-dimensional space
- Use neighboring points in computation
- Often surrounded by time loop
- Have diverse boundary conditions

Why do we need a domain-specific language?

Holewinski et al.: Stencil Computations with a High-Level DSL

Why do we need a domain-specific language?

- Easier for application developers and scientists
 - Write stencil as *point-function* and *grid* instead of loop nest

Why do we need a domain-specific language?

- Easier for application developers and scientists
 - Write stencil as *point-function* and *grid* instead of loop nest
- More opportunity for compiler optimization
 - Restricted to a simple expression language
 - Not restricted by C/C++/Fortran specification e.g. aliasing, memory life-cycle
 - Control-flow is implicit instead of discovered at compile-time
 - Iteration domain is easily obtained, enabling polyhedral transformations for tiling, parallelism, memory optimizations
 - Computations on grids ease dependency analysis

Why do we need a domain-specific language?

- Easier for application developers and scientists
 - Write stencil as *point-function* and *grid* instead of loop nest
- More opportunity for compiler optimization
 - Restricted to a simple expression language
 - Not restricted by C/C++/Fortran specification e.g. aliasing, memory life-cycle
 - Control-flow is implicit instead of discovered at compile-time
 - Iteration domain is easily obtained, enabling polyhedral transformations for tiling, parallelism, memory optimizations
 - Computations on grids ease dependency analysis

Goal

Use high-level abstractions to achieve write-once performance portability for stencil computations.



Stencil Compiler Workflow

Holewinski et al.: Stencil Computations with a High-Level DSL

Define stencil operation as a *point-function* over a *grid* using [time]grid[i-offset][j-offset] notation:

Define stencil operation as a *point-function* over a *grid* using [time]grid[i-offset][j-offset] notation:

Define stencil range, functions, and convergence:

```
iterate 1000 {
 1
     stencil jacobi_2d {
 2
3
       [0][0:Nx-1] : [1]a[0][0] = [0]a[0][0];
 4
       [Nv-1][0:Nx-1] : [1]a[0][0] = [0]a[0][0];
5
6
7
8
9
       [0:Ny-1][0] : [1]a[0][0] = [0]a[0][0];
       [0:Ny-1][Nx-1] : [1]a[0][0] = [0]a[0][0];
       [1:Nv-2][1:Nx-2] : five point avg(a):
     3
10
11
     reduction max diff max {
12
       [0:Ny-1][0:Nx-1] : [1]a[0][0] - [0]a[0][0];
13
     3
14
   } check (max diff < .00001) every 4 iterations
```

```
Nx:
 1
   int
 2
   int
        Nv;
 3
   grid g [Ny][Nx];
 4
 5
   float griddata a on g at 0,1;
6
 7
   pointfunction five_point_avg(p) {
8
     float ONE FIFTH:
9
     ONE_FIFTH = 0.2;
10
     [1]p[0][0] = ONE_FIFTH*([0]p[-1][0] + [0]p[0][-1] + [0]p[0][0]
11
                                          + [0]p[0][1] + [0]p[1][0]);
12
   3
13
14
   iterate 1000 {
15
     stencil jacobi_2d {
16
       [0][0:Nx-1] : [1]a[0][0] = [0]a[0][0];
17
       [Nv-1][0:Nx-1] : [1]a[0][0] = [0]a[0][0];
18
      [0:Ny-1][0] : [1]a[0][0] = [0]a[0][0];
19
       [0:Ny-1][Nx-1] : [1]a[0][0] = [0]a[0][0];
20
21
       [1:Ny-2][1:Nx-2] : five_point_avg(a);
22
     3
23
24
     reduction max diff max {
25
       [0:Ny-1][0:Nx-1] : [1]a[0][0] - [0]a[0][0];
26
     3
27
   } check (max diff < .00001) every 4 iterations
```

Complete stencil program

Floating-Point Throughput

Need fine-grain and coarse-grain parallelism

Holewinski et al.: Stencil Computations with a High-Level DSL

Floating-Point Throughput

- Need fine-grain and coarse-grain parallelism
- On a CPU
 - Use vector processing units (SIMD)
 - Use threads to exploit multi-/many-cores

Floating-Point Throughput

- Need fine-grain and coarse-grain parallelism
- On a CPU
 - Use vector processing units (SIMD)
 - Use threads to exploit multi-/many-cores
- On a GPU
 - Exploit SIMT parallelism across hundreds of cores
 - ► Multiprocessors operate in lock-step ⇒ divergence = BAD

But this is not the whole story ...

Floating-Point Throughput

- Need fine-grain and coarse-grain parallelism
- On a CPU
 - Use vector processing units (SIMD)
 - Use threads to exploit multi-/many-cores
- On a GPU
 - Exploit SIMT parallelism across hundreds of cores
 - ► Multiprocessors operate in lock-step ⇒ divergence = BAD

But this is not the whole story ...



Memory Hierarchy

- Increasingly complex (multiple levels)
- Fast but small on-chip memory
- Slow but abundant off-chip memory

Memory Hierarchy

- Increasingly complex (multiple levels)
- Fast but small on-chip memory
- Slow but abundant off-chip memory
- On a CPU
 - Exploit hardware caches through data re-use

Memory Hierarchy

- Increasingly complex (multiple levels)
- Fast but small on-chip memory
- Slow but abundant off-chip memory
- On a CPU
 - Exploit hardware caches through data re-use
- On a GPU
 - Exploit per-multiprocessor shared/local memory
 - Maximize work per read/write operation
- Need time tiling to efficiently utilize available main memory bandwidth

Typical Approach

- Use spatial tiling to distribute work among thread blocks
- ► Use shared/local memory as program-controlled cache

Typical Approach

- Use spatial tiling to distribute work among thread blocks
- ► Use shared/local memory as program-controlled cache

Problems

- Global (off-chip) memory latency is high
- Limited data re-use within a thread block
- Cannot schedule enough threads to hide memory latency
- Traditional time tiling is not efficient due to branch divergence and a lack of memory access coalescing

Typical Approach

- Use spatial tiling to distribute work among thread blocks
- ► Use shared/local memory as program-controlled cache

Problems

- Global (off-chip) memory latency is high
- Limited data re-use within a thread block
- Cannot schedule enough threads to hide memory latency
- Traditional time tiling is not efficient due to branch divergence and a lack of memory access coalescing

Result

 Compute units are mostly idle waiting for memory operations to complete

Typical Approach

- Use spatial tiling to distribute work among thread blocks
- ► Use shared/local memory as program-controlled cache

Problems

- Global (off-chip) memory latency is high
- Limited data re-use within a thread block
- Cannot schedule enough threads to hide memory latency
- Traditional time tiling is not efficient due to branch divergence and a lack of memory access coalescing

Result

 Compute units are mostly idle waiting for memory operations to complete

A possible solution?

Overlapped tiling

Replace inter-tile communication with redundant computation

- ► Tile borders are redundantly computed by all neighboring tiles
- ► Trades extra FLOPs for a decrease in needed synchronization
- Enables time tiling without skewing (introduces divergence, load imbalance, and bank conflicts)

Replace inter-tile communication with redundant computation

- ► Tile borders are redundantly computed by all neighboring tiles
- ► Trades extra FLOPs for a decrease in needed synchronization
- Enables time tiling without skewing (introduces divergence, load imbalance, and bank conflicts)

Originally proposed by Krishnamoorthy et al. for parallelization

- ► We want fully-automatic code generation for arbitrary stencils
- Use OpenCL for performance-portable code generation, but tune parameters for different GPU architectures

Replace inter-tile communication with redundant computation

- ► Tile borders are redundantly computed by all neighboring tiles
- ► Trades extra FLOPs for a decrease in needed synchronization
- Enables time tiling without skewing (introduces divergence, load imbalance, and bank conflicts)

Originally proposed by Krishnamoorthy et al. for parallelization

- ► We want fully-automatic code generation for arbitrary stencils
- Use OpenCL for performance-portable code generation, but tune parameters for different GPU architectures

Let us look at an example for a 2×2 tile with a time tile size of 2...



Tile at time t +1

Holewinski et al.: Stencil Computations with a High-Level DSL



Data needed at time t +1

Holewinski et al.: Stencil Computations with a High-Level DSL



Computation at time t

Holewinski et al.: Stencil Computations with a High-Level DSL



Holewinski et al.: Stencil Computations with a High-Level DSL

- Schedule extra threads for redundant border cell computations
 - ▶ In general, need $(n + 2 * r * (t 1)) \times (m + 2 * r * (t 1))$ threads

- Schedule extra threads for redundant border cell computations
 - ▶ In general, need $(n + 2 * r * (t 1)) \times (m + 2 * r * (t 1))$ threads
- Use shared memory to store results across time
 - Only need to access global memory in first and last time step of tile

- Schedule extra threads for redundant border cell computations
 - ▶ In general, need $(n + 2 * r * (t 1)) \times (m + 2 * r * (t 1))$ threads
- Use shared memory to store results across time
 - Only need to access global memory in first and last time step of tile
- Synchronize threads, not blocks, after each time step
 - Thread synchronization efficiently supported in hardware; block synchronization is not

- Schedule extra threads for redundant border cell computations
 - ▶ In general, need $(n + 2 * r * (t 1)) \times (m + 2 * r * (t 1))$ threads
- Use shared memory to store results across time
 - Only need to access global memory in first and last time step of tile
- Synchronize threads, not blocks, after each time step
 - Thread synchronization efficiently supported in hardware; block synchronization is not
- Use host to synchronize across time tiles

```
1 for(t = 0; t < TIME_STEPS; t += TIME_TILE_SIZE) {
2     invoke_kernel(input, output);
3     swap(input, output);
4     // Implicit barrier
5 }</pre>
```

What about block size?

Block size considerations

- Block size has large impact on performance
- Need enough threads to keep compute units busy...

What about block size?

Block size considerations

- Block size has large impact on performance
- Need enough threads to keep compute units busy...
- ... but it is also beneficial to use smaller blocks to increase the number of available registers per block

What about block size?

Block size considerations

- Block size has large impact on performance
- Need enough threads to keep compute units busy...
- ... but it is also beneficial to use smaller blocks to increase the number of available registers per block
- Problem size: $4096 \times 4096 \times 256$



Arithmetic Intensity

Arithmetic intensity matters too...



Holewinski et al.: Stencil Computations with a High-Level DSL

Performance



- Fixed CPU tile sizes
- Fixed GPU block/tile sizes

Holewinski et al.: Stencil Computations with a High-Level DSL

► A DSL for stencils enables high productivity and performance

- Higher-level for application developers
- More information for compilers
- Increased performance-portability
- Overlapped tiling enables high-performance stencils on GPUs
 - Trade redundant computation for less communication
 - Exploit high compute-per-memory-op ratio on GPUs

Questions?

Holewinski et al.: Stencil Computations with a High-Level DSL

Performance Evaluation



GPU Block Size: 64×8 (512 of 1024 max)

Holewinski et al.: Stencil Computations with a High-Level DSL

Performance Evaluation



FP Through-put for Jacobi 9-pt

Holewinski et al.: Stencil Computations with a High-Level DSL

Performance Evaluation



Problem Size Evaluation for GPUs

Holewinski et al.: Stencil Computations with a High-Level DSL