#### STAMP: A Universal Algorithmic Model for Next-Generation Multithreaded Machines and Systems

## Michel Dubois, Hyunyoung Lee, Lan Lin

# Motivations (1)

- The trend in micro-architecture today is towards multiple cores in shared-memory configurations
- Each core is itself multithreaded
- So that future microprocessors will execute many threads in parallel
- In the future, Moore's law applied to computing will be maintained by doubling the number of threads ever other year
  - Not by increasing the frequency

# Motivations (2)

- Increasing frequency is untenable because of power issues
- CMPs will then be connected in shared-memory or message passing configurations
- High-end applications running on high-end servers such as HPC and database systems have abundant number of threads and will thrive in such environment
- We need tools to quickly develop algorithms that can scale on future desktops (workstations and PCs) with ever increasing number of threads.


# Motivations (3)

#### The tool must

- Estimate performance and scalability
- Estimate power
- Model shared memory and message passing
- Be simple enough to be quickly deployed
- Be reasonably accurate at least enough to estimate scalability
- Capture essential structure and parameters of parallel applications
- Include new emerging programming paradigms, such as transactional memory

#### **Multithreaded Machines**

Four-way Multithreaded Processor Cores



Memory Controller

#### Example: Niagara multicore chip

## Examples of Traditional Parallel Computational Models


- PRAM
- QSM (Queued Shared Memory)
- BSP (Bulk Synchronous Parallel)
- All existing models are too restrictive!
- Power is not incorporated!

#### STAMP

- Synchronous, Transactional, and Asynchronous Multi-Processing
- Generic algorithmic model (parallel, distributed & nested processes that cooperate w/ each other)
- Universal performance & power complexity model

#### STAMP Process


- A STAMP process
- An execution: A sequence of local computations & communication operations



- A local computation: Operation that can be performed in a single processing unit
- A communication operation

## Distribution of STAMP Processes

- Inter-processor ||T1||T2||T3||T4|



 Trade-offs between execution time (performance) complexity and power/energy complexity

# Synchrony in STAMP

Comm	Transactional	Asynchronous
Synchronous	[trans_exec] [synch_comm]	[async_exec] [synch_comm]
Asynchronous	[trans_exec] [async_comm]	[async_exec] [async_comm]


Possible combinations of modes of execution & communication based on synchrony

# Distribution & Synchrony in STAMP

Jacobi(A[], b[], x) [intra\_proc,async\_exec,synch\_comm] bool terminated=false; int t=0 while not terminated forall i:  $x_i(t+1)=-1/a_{ii}[\sum_{j\neq i} a_{ij}x_j(t)-b_i]$ if (termination cond is met) terminated=true

Example using attributes of distribution, execution and communication – solving a system of linear equations (Ax=b) using the Jacobi algorithm

#### Structure of STAMP



# A STAMP Algorithm

- Consists of any combinations of
  - S-units
  - Nested STAMPs
  - Parallel/Distributed STAMP processes

## STAMP Complexity Models

- Performance (execution time) complexity
  - In one time unit a local operation can be computed by a processing component on data available in memory local to it
  - For S-round and S-unit: add the time needed for local operations, shared memory accesses and message exchanges
  - For parallel/distributed STAMP processes: take the maximum among the execution times of them
- Power/energy complexity
  - Add the energy of each computation, shared memory access and message exchange

# Parameters (1)

- Global parameters: P<sub>a</sub>, P<sub>e</sub>, n
- For local execution: c<sub>fp</sub>, c<sub>int</sub>, w<sub>fp</sub>, w<sub>int</sub>, c (c: time cost for local computations including fp & int operations)
- For communication
  - For shared memory access
  - For message passing

# Parameters (2)

#### For shared memory

- I: upper bound on delay in accessing a shared memory module due to memory hierarchy
- k: maximum number of accesses to any shared memory location
- $g_{sh}$ : bandwidth defined as the ratio of the # of local operations performed by the thread in one time unit to the total number of memory accesses in the same time unit
- d<sub>r</sub>, d<sub>w</sub>: #s of shared memory read and write op.s
- w<sub>dr</sub>, w<sub>dw</sub>: energy per shared memory read and write

# Parameters (3)

#### For message passing

- L: upper bound on message delay
- g<sub>mp</sub>: bandwidth defined as the ratio of the # of local operations performed by the thread in one time unit to the total number of messages delivered in the same time unit
- m<sub>s</sub>, m<sub>r</sub>: #s of message send and receive op.s
- w<sub>ms</sub>, w<sub>mr</sub>: energy per message send and receive

#### Complexity Measures (1)

- For an S-round
  - $T_{s-round} = c+[shared memory comm]$ (k+[ $P_e \ge 1$ ]le+[ $P_a \ge 1$ ]l<sub>a</sub>+ $g_{sh_a}(d_{r_a}+d_{w_a})+g_{sh_e}(d_{r_e}+d_{w_e})$ )+[message passing comm] ([ $P_e \ge 1$ ]L<sub>e</sub>+[ $P_a \ge 1$ ]L<sub>a</sub>+ $g_{mp_a}(m_{s_a}+m_{r_a})+g_{mp_e}(m_{s_e}+m_{r_e})$ )

• 
$$E_{s-round} = c_{fp}w_{fp}+c_{int}w_{int}$$
  
+ $w_{dr}(d_{r_a}+d_{r_e})+w_{dw}(d_{w_a}+d_{w_e})$   
+ $w_{mr}(m_{r_a}+m_{r_e})+w_{ms}(m_{s_a}+m_{s_e})$ 

# Complexity Measures (2)

- For an S-unit
  - $T_{S-unit} = \Sigma_{all S-rounds} T_{S-round} + T_{c}$
  - $E_{S-unit} = \Sigma_{all \ S-rounds} E_{S-round} + E_c$
  - $P_{S-unit} = E_{S-unit} / T_{S-unit}$
- For a STAMP proc. with more than one S-unit: sum of all  $T_{S-unit}$  or  $E_{S-unit}$
- For parallel/distributed STAMP proc.s: max execution time, total energy/power

# Example (revisited)

Distributed Jacobi algorithm for process i bool terminated=false; int t=0 while not terminated receive x(t) from all other processes  $x_{i}(t+1) = -1/a_{ii}[\sum_{j \neq i} a_{ij}x_{j}(t) - b_{i}]$ send  $x_i(t+1)$  to all other processes /\* implicit barrier synchronization here\*/ if (termination cond is met) terminated=true

#### **Bounds on Complexity Measures**

- $T_{S-unit} \ge 2n+5+2n\{3/(n(n-1))\}-2\{3/(n(n-1))\}+2$ =  $2n+6/n+7 \ge 2n$
- $E_{S-unit} \leq (2(x+y)w_{int})n$
- $P_{S-unit} \leq \{(2(x+y)w_{int})n\}/2n = (x+y)w_{int}\}$
- Assume: every core has the same power limit of 3(x+y)w<sub>int</sub>, then the Jacobi algorithm should not be assigned to more than three intra-processor threads per core

#### Conclusions

- Future microarchitectures will be multithreaded
- We need effective tools to design scalable algorithms quickly
- Here, we proposed a new generic algorithmic model called STAMP
- Encompasses synchronous, transactional, and asynchronous computation and communication models
- Equipped with universal performance and power complexity models
- Illustrated how to design and analyze algorithms using STAMP, and how to apply the complexity estimates to better utilize CMP/CMT-based machine within given constraints such as power

#### Future Works

Simulations

- Implementations
- Evaluation & validation

# Thank you! Any Questions?

