


Characterizing and Exploiting Phasic Memory Behavior for Many-Core Architectures




Bryan Donyanavard and Nikil Dutt
 Dept. of Computer Science, UC Irvine
www.duttgroup.ics.uci.edu
bdonyana@uci.edu




Variable Target Architectures

- Heterogeneous embedded architectures and memory organizations
 - Cache, SPMs, NVMs, a combination...
 - Workload variability
 - Unpredictable – tasks coming and going
 - Memory behavior within applications




Phasic Memory Behavior

- Memory access pattern of benchmark may change drastically over course of execution
- Difficult to extract from existing benchmarks
 - Restricted by simulated inputs and target architecture
 - Requires storage of HUGE amount of data
- Necessary to leverage for memory management techniques
- Phasic program behavior != phasic memory behavior




What We Need


- Structure and technique to extract and represent memory access pattern
 - Compact
 - Input-adverse



Detect and React to Varying Memory Requirements



Exploit Memory Behavior for Guardband Relaxation



Leverage Extracted Memory Behavior to Make Runtime Decisions

