The 32nd International Conference on Parallel Architectures and Compilation Techniques



Viena, Austria, October 22nd, 2023

V POLITECNICO DI MILANO



SODA Synthesizer Accelerating Data Science Applications with an end-to-end Silicon Compiler **Productive High-Level Synthesis with Bambu Fabrizio Ferrandi** Politecnico di Milano Dipartimento di Elettronica, Informazione e Bioingegneria fabrizio.ferrandi@polimi.it The hands-on sessions are supported by Jupiter Notebook(s) running on Google Colab

- Link for this session and the next
- If you don't have access to a Google account, you can run the notebook locally (provided all dependencies are met)
- The first cell of the notebook downloads Bambu and all required tools, you don't need to install anything else
- If you want to use Bambu later on your own, installation instructions are provided on the website


QR-code

https://github.com/ferrandi/PandAbambu/tree/feature/tutorial_pact23/documentation/tutorial_pact_2023



Hands-on setup






22 October 2023

POLITECNICO DI MILANO

□ Basic command:

bambu filename.c --top-fname=name

- \Box Input: C (or C++, or LLVM IR) file
- Output: Verilog (or VHDL) file
- Compiler-like command-line interface
 - Other options are passed as compiler flags, e.g.:



```
-00|-01|-02|...
```

```
-I<file name>
```

-lm

Verbosity level

Optimization level (next session)

Additional inputs

Functions from math.h

Print all available options:

```
bambu --help
```

For example, you can find how to select VHDL output instead of Verilog

```
--writer,-w<language>
Output RTL language:
V - Verilog (default)
H - VHDL
```

Other resources:

- <u>Website</u>/GitHub issues/panda-info@polimi.it
- Examples folder

6

To verify that the generated HDL design produces correct results, Bambu interfaces with simulation tools

--simulate --simulator=SIMULATOR NAME

Supported simulators are Verilator, Icarus, ModelSim (Mentor), Xsim (Xilinx), Isim (Xilinx) 7

- Bambu automatically produces an HDL testbench with input values
 - Random values (no option specified)
 - User provided values --generate-tb="a=1,b=2"
 - User provided values
- --generate-tb=test.xml
- Matching between input values and accelerator ports is *name based*
 - Exception: when the input is a .11 file, inputs must be named P0, P1, P2...
- Reference outputs can be inferred from the execution of the input code, or provided by the user

- The testbench communicates with the top-level module to control the computation and collect the computed results
- The inputs are fed to both the sw input and the generated hw module
 - If the module outputs do not match with the return values of the input code, Bambu raises an error
 - If they do, Bambu reports the number of clock cycles
- □ The whole process is automated

□ Basic command:

bambu filename.c --top-fname=name

□ Selecting the frontend compiler:

--compiler=I386 GCC8|I386 CLANG7|...

□ Selecting the hardware target:

--device-name=5SGXEA7N2F45C1 --clock-period=5

Currently supported devices

Intel

- Cyclone II: EP2C70F896C6, EP2C70F896C6-R
- Cyclone V: 5CSEMA5F31C6
- Stratix IV: EP4SGX530KH40C2
- Stratix V: 5SGXEA7N2F45C1
- Lattice
 - ECP3: LFE335EA8FN484C
- □ AMD/Xilinx
 - Virtex 4: xc4vlx100-10ff1513
 - Virtex 5: xc5vlx110t-1ff1136 xc5vlx330t-2ff1738 xc5vlx50-3ff1153
 - Virtex 6: xc6vlx240t-1ff1156
 - Artix 7: xc7a100t-1csg324-VVD
 - Virtex 7: xc7vx330t-1ffg1157 xc7vx485t-2ffg1761-VVD xc7vx690t-3ffg1930-VVD
 - Zynq: xc7z020-1clg484-VVD (default), xc7z020-1clg484, xc7z020-1clg484-YOSYS-VVD

NanoXplore

- Brave NG-Medium
- Brave NG-Large

□ ASIC Nangate 45nm and ASAP7 (through OpenROAD)

11

- Different targets (FPGA device and clock period) imply:
 - Different delays (e.g., delay of a DSP)
 - Different sizes (e.g., number of LUTs)
 - Different HDL descriptions
- Target information is embedded in XML files
 - Supported devices ☺□M included in Bambu executable
 - Characterization carried out through eucalyptus (distributed in PandA)
 - New devices can be passed to the tool as XML files (see <u>example</u>)

Bambu can directly interface logic synthesis tools:

- Quartus / Quartus Prime
- ISE / Vivado
- OpenROAD
- Diamond
- NxMap
- By default, Bambu generates synthesis scripts for the appropriate tool depending on the target board
- With --evaluation Bambu automatically launches the synthesis script and collects information about generated solutions

Interfacing Synthesis Tools

--no-iob

- is usually required to avoid consuming all available I/O pins on an FPGA
- Users can provide additional
 - Constraint files --backend-sdc-extensions
 - TCL scripts --backend-script-extensions

Bambu can also produce

• Graphical representations of the Finite State Machine and other relevant graphs

```
--print-dot
```

• A C version of the internal Bambu IR

```
--pretty-print=a.c
```

VCD for waveform visualization

--generate-vcd

• All temporary files

--no-clean

□ Switch to Colab Notebook



Question time



Research supported by HERMES project HERMES project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement N° 101004203



POLITECNICO DI MILANO