

# CoDEx: CoDesign for Exascale

*David Donofrio*

Cy Chan, Farzad Fatollahi-Fard,  
George Michelogiannakis, John Shalf  
ModSim  
August 13, 2014

# Objective

*Create a comprehensive architectural simulation platform to accelerate hardware/software co-design for exascale computing*


# CoDEx Objective

*Create a comprehensive architectural simulation platform to accelerate hardware/software co-design for exascale computing*

---

## Code Analysis

Static analysis, basic speeds and feeds, unbounded hardware models



## Synthesis of Point Design


Use hardware emulation tools for full application optimization and extraction of accurate power and area estimates

## Rapid Exploration

Use software based simulators and software kernels to explore hardware parameter space

# CoDEx Tool Summary

Tools span from high-level, concept exploring tools to physical circuit synthesis



# Conceptual Analysis

# The Old Way of Analytic Modeling

Module		Read-only	Write-only	first read, then written		Stencil?	Vars that can be read from registers after written
				RW	WR		
<b>ctoprim</b>							
ctoprim(t)	loop1	U1-U5	Q1,Q5,Q6			No	Q2,Q3,Q4
	loop2	Q1-Q5					
ctoprim(f)	loop1	U1-U5	Q1,Q5,Q6			No	Q2,Q3,Q4
<b>diffterm</b>							
			D1			No	
ux,vx,wx	loop1	Q2, Q3, Q4	ux, vx, wx			Yes	D2-D4 across loops
uy,vy,wy	loop2	Q2, Q3, Q4	uy, vy, wy			Yes	
uz,vz,wz	loop3	Q2, Q3, Q4	uz, vz, wz			Yes	
imx	loop4	Q2, vy, wz	D2			Yes	
imy	loop5	Q3, ux, wz	D3			Yes	
imz	loop6	Q4, ux, vy	D4			Yes	
iene	loop7	Q2-4,Q6, D2-4	D5			Yes	
		ux-z, vx-z, wx-z					
<b>hypterm</b>							
	loop1	U2-U5, Q2, Q5	F1-F5			Yes	F1-F5 across loops
	loop2	U2-U5, Q3, Q5		F1-F5		Yes	
	loop3	U2-U5, Q4, Q5		F1-F5		Yes	
<b>CalcU</b>							
N+1/3	loop1	U, D, F	Unew			No	
N+2/3	loop2	U, D, F		Unew		No	
N+1	loop3	Unew, D, F		U		No	


# The Old Way of Analytic Modeling

Module		# of Reads pt	# of Reads w halo/pt	# of Writes /pt	in bytes Reads w/o halo /box	in bytes Reads w halo /box	in bytes Writes /box	in bytes Total Memory Access /box	in MB /box
<b>ctoprim</b>									
courno=true	loop1	5	0	6	1310720	0	1572864	2883584	2.75
	loop2	5	0	0	1310720	0	0	1310720	1.25
courno=false	loop1	5	0	6	1310720	0	1572864	2883584	2.75
<b>diffterm</b>									
ux,vx,wx	loop1	0	3	3	0	1376256	786432	2162688	2.0625
uy,vy,wy	loop2	0	3	3	0	1376256	786432	2162688	2.0625
uz,vz,wz	loop3	0	3	3	0	1376256	786432	2162688	2.0625
imx	loop4	0	3	1	0	1376256	262144	1638400	1.5625
imy	loop5	0	3	1	0	1376256	262144	1638400	1.5625
imz	loop6	0	3	1	0	1376256	262144	1638400	1.5625
iene	loop7	15	1	1	3932160	458752	262144	4653056	4.4375
<b>hypterm</b>									
	loop1	0	6	5	0	2752512	1310720	4063232	3.875
	loop2	5	6	5	1310720	2752512	1310720	5373952	5.125
	loop3	5	6	5	1310720	2752512	1310720	5373952	5.125
<b>CalcU</b>									
N+1/3	loop1	15	0	5	3932160	0	1310720	5242880	5
N+2/3	loop2	20	0	5	5242880	0	1310720	6553600	6.25
N+1	loop3	20	0	25	5242880	0	6553600	11796480	11.25

# CoDEx Tools: ExaSAT

Compiler driven performance analysis framework






- ▶ **Extracts key application statistics in HW independent fashion**
  - HW configs parameterized for code performance estimation
- ▶ **Estimate performance benefits of code transforms *without* changing the code**





# ExaSAT Analysis


Automate a lot of tedious analysis




# Energy Efficiency Analysis

Illustrate the benefit of large L1 scratchpads


Byte to Flop Ratios vs Cache Size for Loop Fusion Scenarios ("best" block size)




Power Reduction Opportunity



Power consumed by large caches



Power w/DRAM




# Hardware and Software Models

Processor, network, and memory models in software and hardware emulation.

# CoDEx Tools: Putting Chisel to work for DOE

A path to hardware and software models

- ▶ **New hardware DSL**
- ▶ **Scala based**
  - Powerful generators
  - Obj Oriented constructs
- ▶ **Generate C++ and Verilog models from *single description***
- ▶ **Glue to existing infrastructure with SystemC**




# CoDEx Interoperability

SystemC as a platform for re-use

## ▶ **SystemC embraced by**

- Industrial partners
  - Intel, Micron, ARM, Cadence, Synopsys
- Other research efforts
  - CAL, FastForward


## ▶ **All CoDEx software simulation tools based on SystemC**



# CoDEx Tools: FPGA Emulation

Enabling full application optimization

- ▶ **1000x Faster than SW models**
  - Scales independent of processor count
- ▶ **CoDEx Software models have parallel HW emulation path**
- ▶ **Performance and Energy counters provide SW model level of detail**



# CoDEx Tools: OpenSoC Fabric

Parameterized NoC generation tool


## ▶ Leverage Chisel to create highly parameterized, flexible model for NoC generation

- Dimensions, topology, VCs, etc. all configurable
- Fast, functional SW model with SystemC integration
- Verilog model for FPGA and ASIC flows

## ▶ AXI Based Interface



- Integrate with Tensilica as well as ARM based cores

## ▶ Builds on previous PhoenixSim network model



# OpenSoC Fabric

Flits moving through a mesh network








# CoDEx Tools: NVRAMSim

## Non-Volatile Memory Modeling

- ▶ **Collaboration with Myoungsoo Jung UT Austin**
- ▶ **Build on prior work of page/block addressable NVRAM simulator**
  - Extend to byte / word addressability
  - Alternative memory cell architecture
- ▶ **Dynamic energy model**
  - Aware of internal NVRAM components with variable clock frequencies
- ▶ **Validated against hardware evaluation platform**
- ▶ **Integrates with CoDEx processor and NoC models**
  - Supplements existing CoDEx DRAM model (DRAMSim2)

# NRAMsim: Alternative Burst Buffer RRAM Organization



# CoDEx Tools: Processor Models

Highly configurable XTensa embedded core

## ▶ **Tensilica XTensa processor generator**

- Fast configuration of cache, local store and easily extensible ISA
- Highly flexible FIFO based interfaces (TIEQueues)
- Rich performance counter and debug interface

## ▶ **All custom cores generated with**

- Fast functional model
- SystemC based performance model
- Verilog implementation ready for FPGA or ASIC flow

## ▶ **Verified power model**

## ▶ **Integrates with all CoDEx hardware and software models**



# CoDEx Summary

- ▶ **CoDEx tools span range of abstraction levels**
- ▶ **Embrace SystemC as common glue**
  - Enables interoperation with DOE and industrial models
- ▶ **Validated processor model**
- ▶ **DRAM and NVRAM models**
- ▶ **Parameterized NoC generator**
- ▶ **Parallel modeling path includes**
  - Flexible software models
  - High-speed FPGA based emulation

# CoDEx: Summary

## ▶ **Key Contribution:**

- Providing an integrated environment from static analysis to hardware synthesis

## ▶ **Interoperability Biggest Challenge**

- CoDEx designed to be a collection of tools that stand alone or can be combined to create something more powerful

## ▶ **Opportunities exist to leverage capabilities of other simulation environments**